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Abstract 
This thesis describes a comprehensive, simulation based scaling study – including device 
design, performance characterization, and the impact of statistical variability – on deca-
nanometer bulk MOSFETs. After careful calibration of fabrication processes and electrical 
characteristics for n- and p-MOSFETs with 35 nm physical gate length, 1 nm EOT and 
stress engineering, the simulated devices closely match the performance of contemporary 
45  nm CMOS technologies. Scaling to 25  nm, 18  nm and 13  nm gate length n and p 
devices follows generalized scaling rules, augmented by physically realistic constraints and 
the introduction of high-k/metal-gate stacks. The scaled devices attain the performance 
stipulated by the ITRS. Device a.c. performance is analyzed, at device and circuit level. 
Extrinsic parasitics become critical to nano-CMOS device performance. The thesis 
describes device capacitance components, analyzes the CMOS inverter, and obtains new 
insights into the inverter propagation delay in nano-CMOS. The projection of a.c. 
performance of scaled devices is obtained. 
The statistical variability of electrical characteristics, due to intrinsic parameter fluctuation 
sources, in contemporary and scaled decananometer MOSFETs is systematically 
investigated for the first time. The statistical variability sources: random discrete dopants, 
gate line edge roughness and poly-silicon granularity are simulated, in combination, in an 
ensemble of microscopically different devices. An increasing trend in the standard 
deviation of the threshold voltage as a function of scaling is observed. The introduction of 
high-k/metal gates improves electrostatic integrity and slows this trend. Statistical 
evaluations of variability in Ion and Ioff as a function of scaling are also performed. 
For the first time, the impact of strain on statistical variability is studied. Gate line edge 
roughness results in areas of local channel shortening, accompanied by locally increased 
strain, both effects increasing the local current. Variations are observed in both the drive 
current, and in the drive current enhancement normally expected from the application of 
strain. In addition, the effects of shallow trench isolation (STI) on MOSFET performance 
and on its statistical variability are investigated for the first time. The inverse-narrow-width 
effect of STI enhances the current density adjacent to it. This leads to a local enhancement 
of the influence of junction shapes adjacent to the STI. There is also a statistical impact on 
the threshold voltage due to random STI induced traps at the silicon/oxide interface. II 
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Chapter I 
1. Introduction 
1.1. Motivation 
The progressive down-scaling of bulk metal-oxide-semiconductor field effect transistors 
(MOSFETs) has been the driving force behind the integrated circuit (IC) industry for 
several decades, continuously delivering higher component densities and greater chip 
functionality, while reducing the cost per function from one CMOS technology generation 
to the next. Moore’s law boosts IC industry profits by constantly releasing high-quality and 
inexpensive electronic applications into the market using new technologies. From the 1 µm 
gate lengths of the eighties to the 35 nm gate lengths of contemporary 45 nm technology, 
the industry successfully achieved its scaling goals, not only miniaturizing devices but also 
improving device performance. 
However, the years of ‘happy scaling’ are over. Several challenges are facing the further 
miniaturization of the transistors in Si chips. First, there are the process challenges of 
continued scaling including, among others, sub-wavelength patterning and the formation of 
ultra-shallow junctions. Continual process innovation is needed, including immersion 
optical lithography, and the flash lamp and laser annealing implemented at the 45  nm 
CMOS technology to achieve high-fidelity patterns and high-activation/low dopant 
diffusion. Secondly, the scaling of contemporary deep-decananometer gate length 
transistors results in the deterioration of electrical characteristics due to short-channel, 
quantum mechanical and transport effects. Countermeasures like halo-doping can suppress 
the short-channel effect in conventional MOSFETs but at the expense of increased 
quantum effects and reduced mobility. Novel MOSFET structures such as fully-depleted 
silicon-on-insulator devices are required to achieve a fundamental improvement in 
electrostatic integrity. Finally, intrinsic parameter fluctuations, resulting from the 
discreteness of charge and the granular nature of matter in real decanano devices, hamper 
the integration of scaled transistors. Statistical variability unavoidably increases drastically Chapter 1. Introduction 
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with further scaling. It requires the introduction of novel device architectures and the 
adaptation of smarter circuit and system design strategies. 
It is natural to ask the questions how far the scaling of the conventional bulk MOSFET can 
continue in the presence of the above technological or physical limitations. This project 
tries to shine some light on these questions through aggressively scaling contemporary 
bulk MOSFETs using advanced commercial TCAD tools, and simulating their statistical 
variability using the Glasgow ‘atomistic’ simulator. 
1.2. Aims and objectives 
The aim of this PhD is to study the realistic scaling of bulk MOSFETs and their statistical 
variability. In order to accomplish this aim, several key research objectives have been 
identified: 
•  To study the physical effects governing the operation of aggressively scaled bulk 
MOSFETs, and the associated challenges for contemporary CMOS technology; 
•  To master TCAD process and device simulations, and ‘atomistic’ simulation 
techniques; 
•  To calibrate the simulations in respect of state-of-the-art 45 nm technology n- and p-
MOSFETs, and to perform careful scaling to smaller technologies according to the 
prescriptions and the requirements of the ITRS; 
•  To perform a statistical variability study on these scaled bulk MOSFETs; 
•  To investigate the impact of realistic structures such as stressors and shallow trench 
isolation on the statistical variability and reliability; 
•  To evaluate the performance of scaled devices, including their impact on timing and 
speed of simple circuits. 
 
1.3. Thesis outline  
This PhD thesis includes eight chapters, formulated in a general structure of introduction-
main body-conclusion.  
Chapter 1 describes the motivation and the aim and objectives of this PhD study. 
Chapter 2 starts with the bulk MOSFET scaling rules and the projections of the ITRS. It 
then describes several scaling challenges including: feature patterning, power control, poly Chapter 1. Introduction 
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depletion effects, quantum effects, short-channel effects, reliability and variability. Finally 
it explains technology boosters, such as induced strain and high-k/metal gates, that enable 
further device scaling.  
Chapter 3 focuses on the simulation tools and methodology used in this study. It 
selectively describes the simulation of key process steps, the physics and numerical 
methods behind the device simulation, and finally the ‘atomistic’ simulation techniques. 
Chapter 4 presents the scaling study based on bulk 45 nm technology MOSFETs. It starts 
with the calibrations of both the process and the device simulators against the doping and 
the characteristics of published Toshiba MOSFETs. Then the devices are redesigned 
adopting the latest technology features including stress engineering to achieve the 
equivalent performance to the contemporary 45 nm CMOS technology. The careful scaling 
informed by ITRS proceeds to 25 nm, 18 nm, 13 nm physical gate lengths. 
Chapter 5 presents the predictive study of statistical variability of the scaled MOSFETs. 
The statistical distribution of threshold voltage, on-current, and off-current are obtained for 
35 nm, 25 nm and 18 nm gate length MOSFETs. The expected increase in the statistical 
variability with scaling is observed. This includes the detailed statistical distributions of 
these key parameters. 
Chapter 6 investigates the impact of strain and shallow trench isolation on the statistical 
variability. The strain variability in channel due to gate line edge roughness is studied. The 
stress enhances the drive current variation. The shallow trench isolation (STI) enhances the 
current density near the isolation edge, inducing a threshold voltage lowering in narrow 
transistors. The impact of STI-adjacent junction shapes on the random dopant induced 
threshold voltage fluctuations is also investigated. 
Chapter 7 presents a systematic study of the a.c. and dynamic performance of the scaled 
devices. It analyzes the MOSFET capacitances using the split C-V approach. Mixed-mode 
inverter simulation is performed to analyze the intrinsic and extrinsic inverter delay. 
Chapter 8 draws conclusions and proposes future avenues for related research. 
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Chapter II 
2. MOSFET technology scaling, challenges and 
boosters 
The advance of the IC industry has been driven by the continuous down-scaling of 
MOSFETs for several decades. A consistent evolution of MOSFET technologies has been 
essential in overcoming many perceived ‘insurmountable’ barriers. Recently, novel 
materials and processes have been introduced, and new device structures proposed, to 
ensure further benefits from device miniaturization. 
2.1. MOSFET scaling 
2.1.1.  Past scaling trends 
The scaling of the MOSFET devices has continued from its first introduction in integrated 
circuits four decades ago. This has resulted in doubling the component density on a single 
chip by proportionally scaling of the transistor dimensions over a period of time. This 
reduces the cost per function and delivers more functions at the same time, which is the 
essence of the famous Moore’s law [1]. At the same time the scaling leads to improved 
performance while controlling the power consumption by reducing the supply voltage and 
carefully tuning the design. Schematically shown in Figure 2.1, a MOSFET consists of two 
back-to-back connected p-n junctions. The gate voltage applied across metal-oxide-
semiconductor (MOS) capacitor creates an inversion channel connecting the source and the 
drain, and controls the carrier density in it. From an operational point of view, the 
MOSFET has two critical structural parameters, namely gate length and gate dielectric 
thickness. MOSFET scaling affects both lateral and vertical device dimensions. While the 
reduction of the lateral dimensions increases the transistor density in a chip, the reduction 
of the oxide thickness is needed to ensure good electrostatic integrity.  Chapter 2. MOSFET technology scaling, challenges and boosters 
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Figure 2.1 Schematic view of a surface-channel MOSFET device indicating physical gate 
length, channel width and physical gate dielectric oxide thickness (tox). 
2.1.1.1. Transistor dimensions 
With the scaling of the lateral dimensions by a factor of 1/ 2 each technology generation, 
the bulk MOSFET area is reduced by one half, doubling the circuit density and enhancing 
functionality. Since the publication of the famous paper on scaling by Dennard et al. in 
1974 [2], the gate length of the transistor in modern chips has been reduced by more than 
two orders featuring 35 nm gate length MOSFETs in the 45 nm technology generation [3]. 
The equivalent oxide thickness has been reduced from 100  nm to around 1.0  nm in 
contemporary technology. In addition, the number of transistors in a microprocessor chip, 
has increased 100,000 times from the first microprocessor Intel 4004 (about 2,300 
transistors) released in 1971, by transistor scaling and additional efforts of compacting the 
physical layout [4][5]. 
In contemporary MOSFETs the drain current Id is determined by [6] 
  /( ) do x g t h I WCVV v = − , (2.1) 
where W is the channel width, Cox is the gate capacitance per unit area, and v is the source 
end carrier velocity. The saturation transconductance gm may be obtained by 
  //
do x
mo x
go x
I
gW WC v v
Vt
ε ∂
= =× =×
∂
. (2.2) 
where εox is the oxide permittivity. The carrier velocity is usually saturated at short-channel 
MOSFETs, thus gm/W is an index of gate oxide thickness tox. Since gate capacitance per 
unit area is inversely proportional to oxide thickness, both the device current and the Chapter 2. MOSFET technology scaling, challenges and boosters 
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saturation transconductance are closely related to oxide thickness. As demonstrated in 
Figure 2.2 for several past technology generations [7][8][9][10], saturation 
transconductance has been increasing linearly with the reduction of gate length. This 
indicates that in the past the oxide thickness has been scaled at an identical pace with gate 
length.  
 
Figure 2.2 Saturation transconductance increases with reduction of gate length, indicating 
the uniform decreasing of gate oxide thickness 
2.1.1.2. Supply and threshold voltage scaling 
As illustrated in Figure 2.3 the supply voltage has been continuously reduced with the 
advance of CMOS technology.  
 
Figure 2.3 Supply voltage (Vdd), threshold voltage (Vth) and gate oxide thickness were scaled 
down with gate length in the past. Meanwhile the vertical gate electric field increased rapidly. Chapter 2. MOSFET technology scaling, challenges and boosters 
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In addition, the threshold voltage has also been reduced to maintain appropriate gate 
voltage overdrive according to equation (2.1). However, the reduction of supply voltage 
and threshold voltage has lagged the gate length and gate dielectric thickness scaling. The 
slower reduction of the threshold voltage is due to a combination of factors including 
increasing channel doping needed to control short-channel effects. The sub-linear threshold 
voltage scaling in turn has retarded the scaling of the supply voltage. 
2.1.1.3. Doping profiles 
The MOSFET substrate doping, and especially the channel doping concentration, have 
been continuously increasing since the beginning of scaling. From the original doping 
density of approximately 2.5×10
16 cm
-3 in 1 µm gate length transistors [2], it has already 
reached more than 2×10
18 cm
-3 in contemporary 35 nm gate length MOSFETs [11]. In 
addition to the average increase of the channel doping, the design of the vertical doping 
profile has also changed. Retrograde doping has been introduced to short channel devices 
to control short-channel effects and to achieve simultaneously low threshold voltage and 
elevate mobility by reducing impurity scattering [11]. Halo doping implanted using a small 
tilt angle effectively blocks lateral field penetration from source/drain, reducing further 
short-channel effects without affecting adversely the threshold voltage [12]. Figure 2.4 
shows the retrograde doping and halo doping. 
 
Figure 2.4 Schematic view of the doping profile in an n-channel MOSFET, including 
retrograde doping along substrate depth and halo/pocket doping close to source/drain. 
In conjunction with the changes in the vertical doping design, structure modifications and 
changes have been made to the design of the source/drain regions. Lightly doped drain 
(LDD) was introduced to alleviate reliability concerns during the 5V supply voltage period. 
High field related impact ionization near the drain junction caused serious reliability Chapter 2. MOSFET technology scaling, challenges and boosters 
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concerns at this stage [13]. The n
- regions introduced near n
+ source/drain diffusion regions 
by additional implantation reduces the high field into n
- region near drain [14] at the 
expense of additional series resistance [15]. Finally, shallow source/drain extensions (SDE) 
have been introduced to manage short-channel effects in successive technologies reducing 
the coupling between the drain voltage and the carrier concentration in the channel. 
Meanwhile the need of low sheet resistance of SDE requires high doping activation 
without significant additional diffusion.  
At 0.5~0.25 micron technology in 1990s [16], the integration requirements for abrupt 
transition between the active transistor area and the insulation and better planarity 
prompted the replacement of the LOCal Oxide of Silicon (LOCOS) horizontal isolation 
with the vertical Shallow Trench Isolation (STI). Compared with LOCOS’s shortfalls, such 
as lateral extension of the bird’s beak, boron encroachment and oxide thinning, STI 
achieved high scalability and planarity [17][18]. Inverse-narrow-width effect has created 
some problems in STI MOSFETs due to enhanced edge conduction by fringing field at the 
edge of the STI, leading to the threshold voltage lowering with the decrease of MOSFET 
width [19]. However, improvements, such as sidewall implantation and corner rounding, 
were adopted to suppress parasitic conduction effect at the corner [20][21]. 
2.1.2. Scaling  principles 
2.1.2.1. Constant-field scaling 
CMOS technology emerged in 1960’s and started to replace bipolar devices in integrated 
circuits logic and memory applications, where chip density and cost are primary concerns. 
The applications of high resolution lithographic capability, and the introduction of 
controllable doping profiling using ion implantation [2] paved the way of device 
miniaturization achieving the reduction of cost/performance towards large scale integration 
in early 1970’s [2][22][23][24]. At the origin of these efforts a seminal paper by Dennard 
et al. established the rules of so-called constant-field scaling [2].  
The essence of constant-field scaling is to maintain a constant electric field while 
simultaneously reducing dimensions and supply voltage in concert by the same scaling 
factor κ (>1). This requires an appropriate increase of substrate doping concentration to 
scale the depletion layer width. This is schematically illustrated in Figure 2.5. This is based 
on the Poisson’s equation (2.3) 
  () ( ) rr d a qp n N N εφ ρ
+ − ∇⋅−∇ = = − + − , (2.3) Chapter 2. MOSFET technology scaling, challenges and boosters 
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where  d N
+ ,  a N
−  are ionized donor and acceptor concentrations respectively, ρ is charge 
density and ε is material permittivity. In sub-threshold regime where charge density is 
mainly determined by ionized impurity concentration and carrier density contributions in 
the channel are negligible, the current continuity equation can be decoupled from the 
Poisson equation. If the scaled dimensions is r′=r/κ, we apply Poisson’s equation to the 
scaled device, 
 () rr ε φρ ′′ ′ ′ ∇ ⋅−∇ = . (2.4) 
In both equations ∇ is the gradient operator on dimensional position r and r′, φ and φ′ is 
electrostatic potential, ρ and ρ′ is space charge density for sub-threshold region 
respectively for original and scaled devices. The maintenance of constant field requires 
−∇r′ φ′= −∇rφ. This results in φ′ = φ/κ and ρ′ = κρ in the light of ∇r′ = κ∇r. This could be 
achieved by scaling down supply voltage Vdd by the factor κ, and by increasing substrate 
doping Nsub (Na for p-type or Nd for n-type) by the same factor κ.  
 
Figure 2.5 Schematic view of constant-field scaling principle shows proportional dimension 
reduction and doping increase. 
The rules of constant-field scaling for other device parameters listed in Table 2.1 can be 
deduced in a relatively easy way [25]. The current will be reduced by a factor κ according 
to equation (2.1), therefore the power consumption per circuit will reduced by a factor 1/κ
2. 
It enables the constant power consumption on a chip. 
2.1.2.2. Generalized scaling principle 
Constant-field scaling principles had been an elemental strategy in designs of MOSFET 
devices and circuits, and worked as a successful guide for the design down to 1-µm gate Chapter 2. MOSFET technology scaling, challenges and boosters 
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length MOSFET. However, the difficulties in reduction of threshold voltage and junction 
built-in potential exposed the limited flexibility of the constant-field scaling scenario in the 
design of quarter-micron MOSFET technology. As a result Baccarani et al. proposed a 
generalized set of scaling rules in 1984, allowing for further device miniaturization under 
the above mentioned constraints [26]. 
The fundamental novelty in the generalized scaling rules is to relax the scaling pace of 
voltage. Assuming that scaled dimensions of MOSFETs are r′=r/κ (κ>1), and introducing 
an additional scaling factor α >1, the applied potential in the scaled device is φ′ = (α/κ)φ. 
Accordingly the scaled device electric field is −∇r′φ′ = α (−∇rφ). Applying to the Poisson’s 
equations (2.5), in terms of equation (2.3), results in 
 () rr ε φρ α κ ρ ′′ ′ ′ ∇ ⋅−∇ = = . (2.5) 
It means the channel impurity concentration has to increase by a factor ακ .  
Table 2.1 Scaling principles for MOSFET device and circuit parameters. 
Scaled parameters  Constant-field scaling Generalized scaling 
Dimensions (L, W, tox, xj)  1/κ  1/κ 
Voltage (V)  1/κ  α /κ 
Doping concentration (Na, Nd)  κ  ακ 
Electric field (E) 1  α 
Depletion-layer width (Wd)  1/κ  1/κ 
Capacitance (C=ε A/ tox) 1/κ  1/κ 
Inversion charge density (Qinv) 1  α 
Carrier velocity (v) 1  α (Long ch.)  1 (Vel. sat.)
Current, drift (I)  1/κ  α
2 /κ  α /κ 
Delay time/circuit (τ ~ CV/I) 1/κ  1/ακ 1/κ 
Power dissipation/circuit (P ~ VI) 1/κ
2  α
3 /κ
2  α
2 /κ
2 
Power-delay product/circuit (Pτ) 1/κ
3  α
2 /κ
3 
Circuit density (∝1/A)  κ
2  κ
2 
Power density (P/A) 1  α
3  α
2 
 
Generalized scaling principle slows down the scaling pace of supply voltage by a factor α 
>1, which has been confirmed by the historical data presented in subsection 2.1.1. The 
substrate doping increase trend is also reflected in reported device scaling scenarios. This 
increase is more aggressive than dimensional reduction. Scaling parameters in scaled Chapter 2. MOSFET technology scaling, challenges and boosters 
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device are presented in Table 2.1. It should be noticed that the carrier velocity is treated 
differently in long channel devices, where linear relationship between the velocity and 
parallel electric field is assumed, and in short channel devices where velocity saturation at 
the source end of the channel is assumed [25].  
Compared to the constant power consumption of constant-field scaling, the power 
dissipation using generalized scaling significantly increases. While both the current and 
voltage in short-channel devices increase by a factor α compared with those using 
constant-field scaling, the power consumption on a chip boosts by a factor α
2 for each 
generation, which brings integration problems. 
2.1.3.  Recent scaling trends and ITRS 
2.1.3.1. Recent MOSFET technologies 
Further advancement of the MOSFET technology becomes complicated, as gate length 
enters within sub-100 nm nanometre regime at the 130nm technology generation, a 
commonly accepted critical dimension for nanoelectronics. At such dimensions, 
performance deterioration issues associated with transport property limitations of Si started 
to emerge. From the technological point of view imaging and patterning has become 
extremely challenging. As optical lithography is the ‘work horse’ of the semiconductor 
sector, sub-wavelength patterning is pushed to adopt resolution enhancement techniques 
(RET), such as optical proximity correction (OPC), to print finer lines and increase fidelity 
of pattern transfer [27][28][29]. Due to extreme oxide thickness scaling, the gate oxide 
direct tunnelling through oxides thinner than 20Å started to dominate the gate leakage 
[30][31], and poses a challenge for further gate oxide scaling. Simultaneously intrinsic 
parameter fluctuations due to the discreteness of charge and matter, including random 
discrete dopants, line edge roughness, and poly-silicon granularity, introduce statistical 
variability in the electrical characteristics of nanoscale MOSFETs, influencing device 
performance and circuit yield [32][33][34][35].  Chapter 2. MOSFET technology scaling, challenges and boosters 
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Figure 2.6 Evolutions of gate length, gate oxide thickness (EOT) and supply voltage in 
recent MOSFET technologies by Intel. 
A reflection of these challenges is the reduction in the scaling pace for gate lengths and 
vertical dimensions in the generations subsequent to the 90 nm node [5][10] as shown in 
Figure 2.6. The down-scaling of supply voltage and gate oxide in fact stopped somewhere 
between the 90 nm and the 65 nm technology generations. The scaling of gate length has 
not happened in the Intel transition from 65 nm to 45 nm technology generation. Notably 
the oxide thickness (EOT) at the 45 nm technology generation sharply decreased to 1 nm, 
which was achieved by the introduction of high-k/metal gate stack in order to prevent 
excessive gate leakage while reducing the EOT. In addition, the supply voltage was 
decreased to 1V to avoid the severe power issue, although the threshold voltage in these 
recent technologies has stalled [3][10][36][37][38]. 
2.1.3.2. ITRS prospect 
The latest published 2008 update of International Technology Roadmap for 
Semiconductors (ITRS) relaxed the pace of introducing new technology generations [39]. 
A technology generation is defined by the half pitch of Dynamic Random Access Memory 
(DRAM) or the half pitch of metal 1 (M1) interconnects of Microprocessor unit 
(MPU)/Application-specific integrated circuit (ASIC) depending on the relevant 
technology driver. The 2008 ITRS update maintains the trend of half pitch reduction to 
ensure a steady increase in transistor density, but the projection for the physical gate length 
scaling is relaxed to 0.71 every 3.8 years until the year 2022, far slower than previous 
scaling that followed 0.71 every 2 years, as depicted in Figure 2.7.  Chapter 2. MOSFET technology scaling, challenges and boosters 
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Figure 2.7 Summary of feature sizes in the evolution of technology in terms of recording 
and projection of ITRS editions. 
Note that the projected usage of planar bulk MOSFETs has been extended until it reaches 
physical gate length of 14  nm in the year 2016. Accordingly the introduction of fully 
depleted silicon-on-insulator (FD SOI) MOSFET has been delayed to the year 2013, and 
double gate MOSFETs, such as FinFETs, to the year 2015. To maintain the same 
performance with scaling as before, the slower reduction of gate length will be 
compensated by so-called ‘Equivalent Scaling’, namely through enhancement of 
interconnects, mobility enhancement of strained silicon, novel gate stack, novel channel 
materials and alternative device architectures. 
Table 2.2 lists the key projected parameters for high performance logic planar bulk 
MOSFETs. EOT is the to equivalent oxide thickness in terms of the equal capacitance of 
high permittivity εhighK material with a physically thinness thighK. The gate stack usually 
also includes an interfacial silicon dioxide layer with thickness tox between high-k 
dielectrics and silicon in order to improve interface quality and obtain high barrier. 
Therefore the EOT is calculated by, 
 
highK ox
ox highK ox
t t EOT
ε εε
=+ . (2.6) 
EOTelec is the sum of EOT and additional equivalent layer due to the poly-silicon depletion 
effect and quantum confinement effect in both inversion layer and poly-depletion layer. 
Note that the additional equivalent layer occupies a considerable portion of the electrical 
oxide thickness for present dielectric stacks. Ioff and Ion are the drain current at the drain 
bias of Vdd and gate bias of zero and Vdd respectively, i.e. off-state current and the drive Chapter 2. MOSFET technology scaling, challenges and boosters 
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current. Cgg is the total gate capacitance including overlap and fringe parasitic capacitances. 
τint here is intrinsic gate delay due to total gate capacitance. 
Table 2.2 High-performance logic technology projection for extended planar bulk MOSFETs 
in terms of ITRS. 
Year 2008 2009 2010 2011 2012 2013  2014  2015 2016
M1  1/2  pitch  (nm)  59 52 45 40 36 32 28 25 22.5 
Physical Lgate(nm)  29 27 24 22 20 18 17 15 14 
EOT  (Å)  12  10  9.5 8.8 7.5 6.5 6  5.3 5 
EOTelec  (Å)  19.4 13.3 12.7 11.9 10.4 9.3  8.75 7.95 7.6 
Vdd  (V)  1.1  1.1  1.07  1 1 1 0.97 0.92 0.9 
Vth,sat  (mV)  225 196 175 168 94  103 102 107 112 
Ioff (µA/µm)  0.13 0.17 0.46 0.71 0.7  0.64 0.69 0.71 0.68 
Ion (µA/µm)  1006 1317 1370 1333 1639 1807 1816 1793 1762
Cgg (fF/µm)  0.72 0.87 0.81 0.79 0.84 0.84 0.83 0.81 0.79
τint= Cgg V/I (ps)  0.79 0.73 0.64 0.60 0.51 0.46 0.45 0.42 0.4 
 
2.2. Scaling challenges of MOSFETs 
2.2.1. Feature  patterning 
From the viewpoint of circuit integration, the possibility to pattern ever smaller features on 
silicon has driven the integration of millions or billions of transistors on a chip. Among 
various patterning technologies, optical lithography is by far the mostly widely used by the 
semiconductor industry. Since 1998, it has entered the sub-wavelength imaging era. With 
improvements of light sources and applications of resolution enhancement techniques 
(RET) it is still the most cost-efficient and powerful patterning tool for further increase in 
chip density. The krypton fluoride (KrF) excimer laser introduced at the 180 nm CMOS 
technology has a wavelength of 248 nm. The argon fluoride laser (ArF) introduced at the 
130 nm CMOS node has a wavelength of 193 nm. In sub-wavelength optical lithography 
[40], light diffraction and interference from sub wavelength pattern features causes image 
disorder. Therefore, resolution enhancement techniques are widely implemented. These 
include, among others, optical proximity correction (OPC) and phase-shifting masks 
(PSM). The numerical aperture (NA), which represents the light-gathering ability of 
optical lens, is proportional to the refraction index n of the media light travel through and 
the sine of the half-angle θ of the maximum light cone of the projection lens. Usually the Chapter 2. MOSFET technology scaling, challenges and boosters 
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resolution is proportional to the wavelength, and inversely proportional to the NA. In 
optics, in order to distinguish two fuzzy Airy disc images (light spots), a separation 
distance of these two disc images has to be [41] 
  1 separation k
NA
λ
= . (2.7) 
Rayleigh proposed k1=0.61 to locate one disc centre at the minimum intensity point of the 
other disc. Alternative resolution limit is proposed by Sparrow using k1=0.5 [41]. As a 
result, the minimum feature (half pitch) that a lithography process can achieve is 
determined by 
  2 Rk
NA
λ
= , (2.8) 
with k2=0.3 or k2=0.25. 
Optical proximity corrections (OPC) adjust local exposure by correcting mask layouts. 
Proximity effects cause feature biasing, line-end pullback, and corner rounding [41]. By 
adding serifs at corners and slender line ends of mask layouts, lithography exposure is 
locally adjusted, and corner rounding and line-end pullback are compensated. Phase-
shifting mask has phase shifter which changes the electric field of a neighbouring image, 
effectively causing boundary darkness by neighbour compensation [42]. These techniques 
are schematically illustrated in Figure 2.8. 
(a)         (b)   
Figure 2.8 (a) Schematic view of OPC mask layout shows that serifs are added at corners 
and line-ends; (b) Phase-shifting mask operates to improve image boundary quality. 
Ultimately the intensity of image boundary at wafer tends to vanish. Chapter 2. MOSFET technology scaling, challenges and boosters 
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2.2.2. Power  and  performance management 
A major challenge for further device scaling is the control of the circuit power 
consumption within acceptable limits. In CMOS circuits, the total consumed power can be 
split into mainly active switching power Pactive and standby leakage power Ppassive 
[43][44][45]. Pactive is the active switching power, proportional to the number of switching 
circuits Nactive, switching frequency f, load capacitance per circuit Cload, and supply voltage, 
 
2
active active load dd PN C V f = . (2.9) 
Ppassive is the standby leakage power, proportional to the number of passive, non-switching 
circuits Npassive, supply voltage, and off-state leakage current, 
  0 exp
th
passive passive dd off passive dd
V
PN V I N V I
S
⎛⎞ == − ⎜⎟
⎝⎠
, (2.10) 
where I0 is the drain current at threshold voltage, and S is the device sub-threshold slope. 
The best value of S is limited to 60 mV/dec at room temperature T = 300K, and depends on 
the so-called body effect coefficient m, 
 
/
ln10 ln10 1
si dm
ox
W kT kT
Sm
qq C
ε ⎛⎞
==+ ⎜⎟
⎝⎠
, (2.11) 
where k is the Boltzmann constant, εsi is the silicon permittivity, Wdm is the maximum 
depletion width, and Cox is the gate oxide capacitance per unit area. 
Since the down-scaling of the device dimensions increases circuit integration density, 
Nactive typically increases as a result. f is in general inversely proportional to the transistor 
switching delay, and hence increases with scaling, but this is compensated by the reduction 
of Cload by the factor of dimension scaling, as seen from Table 2.1. Therefore, a reduction 
in supply voltage Vdd is critical to limit the increase in the active power dissipation of a 
system. The same rate of reduction in Vth would be necessary to maintain drive current, but 
the lowering of Vth results in an exponential increase in standby power according to 
equation (2.11). In addition, Joule heating and the resultant temperature increase of the 
chip during circuit operation leads to higher sub-threshold slope S and lower mobility, 
again, exponential increase in the passive power. This imposes a limitation on the 
minimum Vth design, which in turn limits the switching speed. 
As scaling proceeds beyond the 90 nm technology, supply voltage scaling has practically 
stopped with the threshold voltage stalling at approximately 0.2V, closely approaching the Chapter 2. MOSFET technology scaling, challenges and boosters 
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trade-off limits between leakage and drive currents due to sub-threshold slope limit. 
Managing the power dissipation to attain an optimal balance between active and passive 
power dissipation has become extremely complicated [46]. The leakage power of the 
worst-case lowest threshold voltage transistors becomes an important fraction of total 
power. Moreover, power and performance trade-off management leads to the emergence of 
new power scaling strategies, like adaptive body bias control, aimed at mitigating leakage 
while allowing for sufficient gate voltage overdrive. 
2.2.3. Vertical  scaling 
2.2.3.1. Polysilicon depletion effect 
While the channel doping concentration increases with scaling to maintain electrostatic 
integrity, the polysilicon doping concentration remains limited to 10
19~10
20cm
-3 due to 
doping solid solubility limits. This, in combination with the extreme scaling of the gate 
oxide thickness, results in the degradation of the gate capacitance and transconductance 
[47][48][49]. This degradation is due to the increase of the effective oxide thickness, 
resulting from the polysilicon depletion layer when the device is operated at inversion. 
This polysilicon depletion effect is more pronounced at low polysilicon gate doping 
densities. The reduction in device performance is complemented by a threshold voltage 
shift. An analytical expression for the threshold voltage shift 
poly
th V ∆  due to the polysilicon 
depletion effect can be obtained from the Poisson equation, by including the polysilicon 
region [50][51], 
  2
poly sub
th B
p
N
V
N
ψ ∆= . (2.12) 
Here ψB is the difference between intrinsic and extrinsic Fermi levels in the substrate, and 
Nsub and Np are the doping concentrations in the substrate and polysilicon, respectively. As 
stated earlier, an increase of substrate doping, or a decrease of polysilicon doping, both 
lead to an increase in threshold voltage. 
2.2.3.2. Quantum effects 
The increasingly strong surface electric field near the silicon/oxide interface creates a 
potential well, as the energy bands bend to form an inversion channel. This leads to 
quantum confinement of the inversion carriers, giving rise to discrete sub-bands for motion 
in the direction perpendicular to the interface and shifting the peak of the inversion charge Chapter 2. MOSFET technology scaling, challenges and boosters 
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centroid away from the interface (although retaining free continuum motion in the plane 
parallel to the interface) [52]. The quantum mechanical confinement increases the effective 
oxide thickness, decreasing the inversion charge density at a given bias, and, in 
combination with the ground state shift, increases the threshold voltage [53]. 
Comprehensive 1D and 2D Schrödinger-Poisson solutions demonstrate the impact of 
quantum confinement on sub-threshold slope [54], drain induced barrier lowering (DIBL), 
and short-channel effects (SCE) [55]. In Si, the peak of the inversion carrier concentration 
is located around 1.2nm away from interface [53][56]. As a result, the effective oxide 
thickness under inversion bias conditions can be expressed as [53], 
 
QM ox
ox ox
si
tt z
ε
ε
= +∆ , (2.13) 
where ∆z is the distance of the inversion charge centroid away from interface. Accordingly, 
the correction to the threshold voltage due to quantum confinement effects can be written 
in the form [53], 
 
2
QM ox
th sub
si ox
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Vq N z
εε
⎛⎞ ∆
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⎝⎠
. (2.14) 
In scaled devices with ultra thin-gate oxide, significant performance degradation is 
attributed to the quantum confinement effects, because of the increasing weight of ∆z in 
the total effective oxide thickness. Moreover, the threshold voltage shift increases with the 
increase of substrate doping, and poses constraints on the design of substrate doping 
profiles in scaled devices. 
2.2.3.3. Gate tunnelling 
Gate tunnelling current has become a major contributor to static power dissipation, making 
it comparable to the dynamic power dissipation for sub-65 nm technology generations with 
pure SiO2 or SiON dielectric [57]. While several mechanisms of gate leakage exist, the 
most important one in contemporary technology is direct tunnelling, where carriers tunnel 
through the entire width of the potential barrier formed by the gate dielectric, as is 
schematically illustrated in Figure 2.9 [58]. Direct tunnelling is exponentially sensitive to 
the physical thickness of the gate dielectric, and for sub-2 nm SiO2 dominates by orders of 
magnitude the leakage due to Fowler-Nordheim tunnelling (also shown in Figure 2.9) or 
trap assisted tunnelling [59][60][61][62]. For a 2 nm SiO2, the direct tunnelling current 
density exceeds 1 A/cm
2, while for a 1 nm SiO2, the tunnelling current density exceeds 
10
4 A/cm
2, (for 1 V bias) [62]. Chapter 2. MOSFET technology scaling, challenges and boosters 
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Figure 2.9 Band diagram view of Fowler-Nordheim tunnelling (a) and direct tunnelling (b) in 
MOS capacitors. 
This excessively high gate leakage imposes a fundamental limit on the scaling of the 
silicon dioxide as a gate dielectric. Continuous reduction of the EOT to 1 nm is realised by 
introducing alternative gate dielectric materials with higher permittivity, thus maintaining a 
sufficiently large physical thickness to suppress direct tunnelling. A natural choice of 
alternative oxide is SiON (with a dielectric constant of about 6), since the presence of 
nitrogen also improves oxide reliability by mitigating boron penetration in p-channel 
transistors [63]. However, further EOT scaling below 1  nm is only possible with the 
introduction of transitional-metal oxides [e.g. HfO2] with dielectric constants beyond 20, 
referred to as high-k materials [64]. Introduction of such novel dielectrics entails 
significant technological innovation, including the replacement of the poly-Si gate with a 
metal gate (helping to eliminate poly-depletion effects), and represents the state of the art 
in gate stack engineering, allowing the 45 nm technology to achieve 20 times smaller gate 
leakage compared to its predecessor [3]. 
It should be noted that high-k gate stacks inevitably exhibit a thin, mostly sub-
stoichiometric, SiOx interfacial layer above the Si substrate, which are difficult to reduce 
below 0.5 nm [65]. Additionally, oxides of transitional metals have a smaller band-gap 
[66]. This means the potential barrier for tunnelling is substantially reduced (e.g. to less 
than 2 eV in HfO2, compared to 3.15 eV in SiO2), so that Fowler-Nordheim tunnelling 
becomes an appreciable component of the gate leakage. Chapter 2. MOSFET technology scaling, challenges and boosters 
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2.2.4. Lateral  effects 
2.2.4.1. Threshold voltage roll-off and DIBL 
Short channel effects (SCE) relate to the loss of electrostatic control of the gate over the 
charge in the channel of the transistor. They are associated with the enhanced electrostatic 
influence of the drain, as the channel length shrinks. This influence is due to the relative 
enlargement of the depletion layer of the source/drain p-n junction, with respect to the 
channel length. One measurable manifestation of SCE is the threshold voltage roll-off, 
illustrated in Figure 2.10 (a). It consists of a rapid reduction in Vth as the gate length is 
reduced, while maintaining the same vertical doping profile. This is due to the reduction of 
the lateral potential barrier with gate length scaling, as shown in Figure 2.10 (b). 
The Vth roll-off is more dramatic when the drain bias is high. This is expected, since an 
increase in drain voltage leads to further penetration of the drain-induced field into the 
channel of the transistor, reducing the lateral potential barrier that is typically controlled by 
the gate. This effect is termed drain induced barrier lowering (DIBL) and is illustrated in 
Figure 2.11 (a). As in the case of Vth roll-off, the lowering of the lateral potential barrier is 
reflected in lower Vth. 
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Figure 2.10  (a) A simulation shows that threshold voltage roll-off characteristics. The 
threshold voltage is determined at the drain current 5×10
-8W/L ampere from Id-Vg; (b) Gate 
barrier lowering due to gate length shrinking. 
Vth lowering due to DIBL can be qualitatively explained by a semi-empirical ‘charge 
sharing’ model [67]. The idea is schematically illustrated in Figure 2.11(b), and considers 
the splitting of the depletion charge under the gate into two parts – one controlled by the 
gate, the other controlled by the source and drain. This introduces a correction of the 
maximum depletion charge controlled by the gate which determines the threshold voltage. Chapter 2. MOSFET technology scaling, challenges and boosters 
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For an n-channel MOSFET the correction leads to the following expression for the 
threshold voltage: 
  2
dm
th fb B
ox
Q
VV
C
ψ
′
=+ − , (2.15) 
with 
2
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LL
Qq N W
L
− ′ + ⎛⎞ ′ =− ⎜⎟
⎝⎠
, where L, L′ and Wdm are defined in Figure 2.11 (b). 
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Figure 2.11 A simulation of a MOSFET demonstrating drain induced barrier lowering (a); The 
schematic view of charge-sharing model of short-channel effect (b). 
Mitigating SCE without increasing the vertical channel doping requires the incorporation 
of ‘halo’-doping around the p-n junctions. The halo implants are of the same type as the 
substrate doping, but with a much higher concentration, in order to reduce the depletion 
layer of the source-channel and drain-channel p-n junctions. 
In ultra-short channel devices, a reverse Vth roll-off is observed [68]. This is a result of the 
overlapping of the source and drain halos, leading to a net increase of the doping in the 
channel, hence an increase in Vth. 
2.2.5.   Hot-carrier degradation and BTI 
High field induced hot-carrier (HC) degradation affects reliability and causes long-term 
instability [69][70], manifested by a threshold voltage increase and drive current reduction. 
Hot carriers generated by the high electric field near the drain are injected into the oxide 
with enough energy to create defect states (traps) in the oxide near the silicon/oxide 
interface [71]. It is found that only hot electrons having energy of 0.6eV larger than the Si-
SiO2 conduction band discontinuity can cause SiO2 degradation in n-channel MOSFETs. 
The degradation is attributed to the breaking of the ≡SiH bond at the interface [70][72].  Chapter 2. MOSFET technology scaling, challenges and boosters 
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Phenomenological models are used to describe HC degradation, of which the most widely 
adopted is the ‘lucky electron’ model, proposed by Shockley [73]. It is based on the 
assumption that only the hot electrons accelerated by the electric field and not suffering 
collisions are most likely to cause impact ionization.  
The probability of an electron obtaining enough energy Eb to surmount oxide barrier, given 
an electric field E is [70][74] of the form  exp( / )
b Eb PE q E l = − . The probability of a hot 
electron travelling a distance d arriving at the interface Si/SiO2 without suffering from 
energy loss collisions is [75] of the form  exp( / ) d Pd l = − , where l is the hot electron mean 
free path. Consequently, the injection probability is proportional to the product of these 
two probabilities [76][77],  
  1 b g dE d I CI P P = , (2.16) 
where C1 is a fitting coefficient and Id is the drain current.  
Performance degradation can become severe at elevated temperatures even at low fields. 
Negative bias temperature instability (NBTI) is another very important reliability concern 
for contemporary p-channel MOSFETs. The threshold voltage shift primarily depends on 
stress bias condition, stress time and stress temperature. The observed power-law 
dependence on stress time [78][79] is explained by the Si-SiO2 interface diffusion-reaction 
model [72]. This can be used to estimate the threshold voltage shift due to NBTI [80], 
  ( ) ( )
0.25
2 exp exp / th g a VC V E k T t γ ∆= − , (2.17) 
where  Ea is a fitting parameter (the NBTI activation energy) and C2 and γ are fitting 
coefficients. 
The wide use of nitrogen in sub-2nm gate oxides is found to enhance NBTI [81]. NO gas 
annealing leads to lower activation energy Ea and nitride oxides acquire more positively 
charged traps during stress compared to the pure SiO2, which degrades the transistor 
lifetime by 2 to 3 decades. From a device design point of view, the suppression of the 
impact of nitrogen on NBTI is an important concern. 
It is worth noting that the NBTI degradation is recoverable. While static measurement of 
NBTI shows continuous degradation, pMOSFETs under dynamic stress conditions 
undergo passivation/relaxation stages between stresses, and the threshold voltage 
accordingly recovers after stress removal [82][83]. Chapter 2. MOSFET technology scaling, challenges and boosters 
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Greater HC degradation is observed in narrow-width MOSFETs with STI [84], although 
initial impact ionization rate is not bigger than that of large channel width fresh devices. 
This effect is ascribed to the increase of impact ionization rate and injection rate in narrow 
n-MOSFETs [84] and a higher oxide electron trapping efficiency in narrow p-MOSFETs 
[85]. 
2.2.6. Statistical  variability 
In contemporary MOSFETs with sub-50 nm channel length, the number of dopants in the 
channel depletion is of the order of a hundred, and the number of interface traps is of order 
of ten. The exact number and location of the discrete dopants and traps fluctuate from 
device to device. In addition, resist-defined gate line edge roughness is unavoidable. The 
gate material granularity and the oxide thickness fluctuation of 1 interatomic layer of the Si 
crystal lattice, also contribute to the microscopic differences in devices with identical 
macroscopic parameters. These microscopic fluctuations originate either from 
uncontrollable process aspects or from intrinsic material granularity. All these factors 
result in uncontrollable statistical variations in the electrical characteristics of nominally 
identical devices. Therefore, the characteristics of an idealised ‘uniform’ transistor lose 
their representative meaning. Instead, a statistically significant ensemble of device 
characteristics has to be obtained to aid the design of circuits and systems, based on 
devices with statistical variability in mind. 
2.2.6.1. Random discrete dopants 
Random discrete dopants (RDD) introduced by ion implantation are a major source of 
statistical variability in sub-0.1  µm CMOS transistors [86][32]. Random dopant 
fluctuations cause threshold voltage variation, partially due to the fluctuation in depletion 
charge, due to dopant number fluctuation [87]. Accordingly, analytical models attempting 
to estimate the threshold voltage standard deviation (σVth) are based on the variance in 
dopant number in the channel region of the transistors, which is known to follow a Poisson 
distribution. The variance in depletion layer charge of ionized dopants is [87][88][89]  
  () 3 dm a dm QL W C qN L W W σ = , (2.18) 
and therefore, 
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where C3 is the fitting coefficient. In [87][89] it is 1/2, and in [88][45] it is 1/ 3.  
However, equation (2.19) underestimates σVth. Full scale numerical simulations have 
shown [86][32] that the dopant number fluctuation is insufficient to explain the true 
magnitude of the threshold voltage fluctuation. The randomness in the dopant arrangement 
in devices with having identical number of dopants in the depletion region contributes 
further to Vth variability due to the spatial inhomogeneities in the potential and 
corresponding current percolations. 
However, the analytical models capture essential aspects of threshold voltage variability. It 
is inversely proportional to the oxide capacitance, and increases with the substrate doping. 
Therefore, further reduction of EOT reduces Vth variability, but the benefits of this scaling 
trend are cancelled by the faster increase in channel doping that is needed to maintain the 
electrostatic integrity of a planar bulk MOSFET. In addition, the area reduction of a bulk 
MOSFET with scaling also contributes to increasing Vth variability. 
2.2.6.2. Line edge roughness 
In the past, the line edge roughness (LER) of the lithography patterns in the photoresist 
was negligible compared to the device dimensions, and was rarely taken into account in the 
device simulation and analysis. However, as the size of the printed features in 
contemporary circuits has reached decananometer dimensions, the number of molecules 
contained in the patterned resist dramatically decreases. Molecule aggregates of varying 
size produce non-uniformities on the resist edge, which are not smoothed by subsequent 
etching steps. This introduces microscopic fluctuations in the gate edge of the transistors, 
which are also transferred to the metallurgical p-n junction of the source and the drain. 
Since the resist polymer molecules are bigger than 1.0 nm [90], it is difficult to reduce 
LER below the state of the art 3σ ≈ 4 nm [91], which represents a significant fraction of 
the gate length in 45 nm technology devices. 
2.2.6.3. Poly-silicon granularity related variability 
The polycrystalline-silicon, used as gate material causes threshold voltage increases due to 
Fermi level pinning at the grain boundaries [92]. This is due to the defect states at grain 
boundaries energetically located in the polySi bandgap [94][95]. The stochastic nature of 
polysilicon grain shape and orientation make the corresponding Fermi level pinning an 
important source of device variability [34]. Chapter 2. MOSFET technology scaling, challenges and boosters 
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2.3. Technology boosters 
The scaling challenges of recent MOSFET technologies, described in the previous section, 
demand the introduction of technology inventions and new materials. Remarkable 
advancements have already been achieved in channel and gate stack engineering. These 
innovative technology boosters bring about so-called equivalent scaling where the 
performance improvement and the aggressive pitch reduction continue to deliver the 
previously established performance trends, while the actual scaling of certain dimensions 
or electrical parameters (e.g. Vdd and Vth) has stalled. 
2.3.1. Strained  channel 
2.3.1.1. Stress engineering 
The effect of mechanical stress in semiconductor devices is not a new phenomenon. Smith 
[96] studied the relationship between resistivity change and tension in silicon and 
germanium in 1954, establishing a linear dependence. During MOSFET fabrication, 
thermal processes are common. Thermal cycling generates mechanical stresses between 
materials with different thermal expansion coefficients. In addition, silicon oxidation may 
cause compressive stress due to volumetric expansion while it consumes silicon. Therefore, 
shallow trench isolation around active regions can produce significant compressive stress 
by sidewall oxidation. As the area of a MOSFET gets smaller, the STI-induced stress in the 
active region becomes significant. The compressive stress from STI can lead to rapidly 
increased junction leakage [97] and, depending on layout conditions, can degrade the 
nMOSFET drive current [98]. 
 (a)        (b) 
Figure 2.12 Schematic demonstration of strained silicon schemes for (a) nMOSFETs and (b) 
pMOSFETs. Chapter 2. MOSFET technology scaling, challenges and boosters 
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Intentional use of mechanical stress to enhance the MOSFET performance started at the 
90 nm CMOS technology. However, initial trials involved in-plane biaxial tensile stress in 
standard (001) wafers with a heterogeneous structure composed of epitaxial Si layer grown 
on a relaxed SiGe ‘virtual substrate’ [99][100][101]. Due to the larger lattice constant of 
the relaxed SiGe alloy, the silicon layer is stretched in both directions parallel to interface, 
leading to tensile strained silicon.  
In commercial CMOS technology, alternative methods of stress engineering are used. A 
highly tensile nitride contact-etch-stop layer (CESL) is deposited on the top of n-
MOSFETs, while SiGe is selectively, epitaxially grown in recessed source/drain regions. A 
compressive CESL is deposited for p-MOSFETs [37]. These methods introduce 
longitudinal uniaxial stress along <110> channels in contrast to the biaxial stress in an 
epitaxially grown Si layer on a SiGe virtual substrate. As schematically illustrated in 
Figure 2.12, tensile CESL causes tension in n-channel MOSFETs, and compressive CESL 
and SiGe source/drain areas introduce compressive stress in p-channel MOSFETs 
[102][103][104]. 
2.3.1.2. Performance enhancements due to strain 
The biaxial tensile strain splits silicon’s six-fold degenerate electron conduction band 
minima into two-fold ∆2 and four-fold ∆4 minima, and the split energy (in electron volts) 
due to strain is proportional to the Ge fraction x in Si1-xGex [105][99].  
 0.67 strain Ex ∆ = . (2.20) 
Since the minima of the ∆4 valleys are barely affected, the minima of the ∆2 valleys are 
reduced by ∆Estrain. When the substrate is inverted, ∆Estrain adds to the quantisation induced 
splitting between the ∆2 and ∆4 subbands, making it energetically unfavourable for 
carriers to populate the ∆4 valleys. Hence all the inversion charge populates the ∆2 
subbands that have smaller effective mass in the transport direction along the channel, 
compared to the transport mass for ∆4 carriers [99][106]. Additionally, the increased 
energy split between the ∆2 and ∆4 valleys reduces intra-valley scattering, thus further 
enhancing mobility [99][106].  
The application of uniaxial strain along the channel has an impact on the electronic 
structure of the Si channel in a similar way, and therefore enhances electron mobility 
through the same mechanism as biaxial strain. Theoretical calculation shows that uniaxial 
strain offers more advantages over biaxial strain such as less band gap narrowing [107]. In Chapter 2. MOSFET technology scaling, challenges and boosters 
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the case of holes, compressive stress splits the degenerated valence subbands, increasing 
the hole population in the subband with smaller transport effective mass [100]. 
2.3.2.   High-k/metal gate 
High-k/metal gates were introduced into mass production in 2007 by Intel in the 45 nm 
CMOS technology generation [3][38]. This is the first time that traditional oxides or 
oxynitrides have been replaced in gate stacks, to enable continuous scaling of the EOT.  
2.3.2.1. High permittivity gate dielectrics 
The replacement of SiO2 by a high-k dielectric stack must satisfy a series of material 
constraints and process integration conditions. Although there are many potential high-k 
materials, based on their permittivity, a strict selection rules out many candidates. First of 
all, from a gate leakage perspective, a suitable conduction band offset is necessary to 
provide a sufficient barrier. For example, tantalum oxide has an adequately high 
permittivity of around 25, but the ~0.36eV conduction band barrier is not sufficient to 
provide any overall advantage over SiO2. The narrower band gap of high-k materials 
cancels the benefit of the high dielectric constant. Thereby, a suitable trade-off between the 
dielectric constant and the conduction band offset is the first criterion for high-k dielectric 
candidates [108]. A few high-k dielectrics show the promise to replace silicon oxide, and 
some of their fundamental parameters are listed in Table 2.3 along with the corresponding 
parameters of SiO2 [108][109][110]. 
Table 2.3 Some essential parameters for selected high-k materials and SiO2. 
Material Bandgap 
(eV) 
Relative 
dielectric 
constant 
Conduction 
band offset 
(eV) 
Leakage 
current 
reduction 
(ref SiO2) 
Thermal 
stability, 
Tmax (°C) 
SiO2 9  3.9  3.15     
Al2O3  8.8 9.5-12  2.8 10
2-10
3 ~1000 
ZrO2  5.7-5.8 12-16  1.4-1.5 10
4-10
5 ~900 
HfO2 4.5-6  16-30  1.5  10
4-10
5 ~430-600 
ZrSiO4 ~6  10-12  1.5     
HfSiO4 ~6  ~10  1.5     
 
Thermal stability is another critical property in application of high-k dielectrics to CMOS 
technology. Front end processes involve high temperature thermal annealing, usually Chapter 2. MOSFET technology scaling, challenges and boosters 
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peaking above the 1,000°C necessary for dopant activation. Most high-k materials undergo 
crystallization at such high temperatures, as indicated in Table 2.3. An amorphous HfO2 
layer grown initially by atomic layer deposition (ALD) exhibits a poly crystalline structure 
after 500°C activation annealing [110]. Heterogeneous poly-crystalline orientation 
degrades the mobility by spatially varying the electric field – inducing additional scattering. 
Therefore, amorphous high-k materials are preferred. The incorporation of Si into a high-k 
material can markedly increase the thermal stability [64]. Nitrogen also can promote 
thermal stability and effectively prevent dopant penetration [111]. 
2.3.2.2. Metal gate 
Initially, poly-Si/high-k combination gate stack was considered as a route to improving 
gate leakage. However theoretical studies and experimental data show a mobility 
degradation compared to the use of metal gates [112][113][114]. Table 2.4 lists the work 
functions (WF) of some commonly studied metals for MOSFETs [115]. Depending on the 
gate dielectric, the work function varies due to differing band alignments. 
Table 2.4 Experimental vacuum (effective) work functions of selected metals on various 
dielectrics [115][116][117][118]. 
Metal/dielectric  Work function (eV) 
Al/Al2O3 3.9 
Al/SiO2 4.14 
Al/ZrO2 4.25 
W/SiO2 4.6-4.7 
Mo/SiO2 5.05 
Mo/HfO2 4.95 
Pt/SiO2 5.59 
Pt/HfO2 5.23 
Pt/ZrO2 5.05 
Ni/Al2O3 4.5 
Ni/ZrO2 4.75 
TiN/SiO2 [116]  4.2-4.9 
TiN/HfO2 [117]  ~4.33-4.58 (effective) 
TiN/HfO2 [118]  3.6-5.1 (effective) 
 
Metal gate implementation, however, has difficulties. Similar to the high-k dielectrics, the 
first issue is thermal stability of the work function. For integration with SiO2 and Al2O3 Chapter 2. MOSFET technology scaling, challenges and boosters 
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dielectrics, the greatest difficulty is in finding a metal with a low work function (ϕm = 4.1-
4.3 eV), although most midgap and high work function (ϕm = 4.9-5.2 eV) metals remain 
stable under high temperature in the range of 800-1,000°C [64]. Thermal process leads to a 
drift in the low work function of low WF metals towards the midgap due to the Fermi level 
pinning dependence of annealing temperature [119].  
Gate-last or replacement-gate processes appear as a remedy for thermal stability problems. 
The high-k/metal gate stack is realized after all the front end processes, avoiding critical 
high temperature treatments. This requires the selective removal of a sacrificial poly-Si and 
oxide layer after planarization of the top of transistor by chemical mechanical polishing 
(CMP). Then the new high-k gate dielectric material is deposited (usually by ALD), 
followed by metal gate deposition [120][121]. An oxide interfacial layer (IL) is formed 
intentionally (or unintentionally in most cases of ALD deposition) at moderate temperature. 
The high-k/metal gate is thereafter subject to back end processes, such as interconnect 
deposition and packaging, the thermal budgets of which are usually lower than 500 ˚C. 
Although experimentally controversial [122], an additional advantage of metal gates could 
be their ability to screen the soft phonon modes in high-k dielectrics from coupling to the 
inversion layer, giving rise to partially restored surface mobility, compared to the case of 
poly-Si/high-k gate stacks [113]. 
2.4. Summary 
To sum up, this chapter first presented a comprehensive overview of the scaling of key 
parameters of bulk MOSFETs. It described the scaling rules: constant-field scaling and 
generalized scaling, and it explored the new scaling features beyond the 90 nm CMOS 
technology and the ITRS projections of design and performance over the next generations 
of devices. Secondly, the scaling challenges facing CMOS were described in detail, 
including: optical patterning difficulties; the trade-off between power dissipation and 
performance; the vertical and lateral scaling challenges such as gate direct tunnelling and 
short-channel effects; reliability and statistical variability. Finally, the technology boosters, 
such as stress engineering and high-k/metal gates, all employed to enable continued scaling, 
were presented. This chapter provides the basis of understanding needed for the next 
chapters to discuss research objectives, methods and results. 
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Chapter III 
3. Simulation tools and methodology 
With the rapid development of the IC industry, technology computer aided design (TCAD) 
has undergone a continuous evolution. Its importance, in assisting the design and 
performance evaluation of both devices and circuits, has been indispensable. Advanced 
CMOS technology process simulators and device simulators, which reflect the latest 
technology features and underlying physics, can reduce, by up to 40%, new technology 
development costs. TCAD has become crucially important in achieving the optimal design 
of modern semiconductor devices. The TCAD tools used in this work are Sentaurus 
Process and Device [123]. In addition, the Glasgow drift-diffusion ‘atomistic’ simulator, 
specially tailored to solve problems in statistical variability and reliability has been used, 
and is described in detail further below [124][125]. 
3.1. Process simulation 
One main role of process simulation is to replicate real fabrication steps in simulation, 
obtaining relevant information about device structures and doping profiles which can then 
be used in device simulation. Usually one of two approaches is used to generate the 
semiconductor device structure needed before electrical device simulations can be 
performed. The first employs simple analytical approximations to mimic device geometries 
and doping distributions using, for example, empirically fitted Gaussian or complementary 
error functions. The other approach is to perform numerical process simulations, using 
accurate physical models of the sequential process steps. The choice between the two 
approaches depends on the goals, and the required accuracy, of the final numerical device 
simulations. Numerical process simulation is in the heart of this project and its use is 
determined by the nature of the project. 
3.1.1. Ion  implantation 
Ion implantation is an effective approach to precisely introduce dopants into 
semiconductor materials, which has been widely employed in semiconductor Chapter 3. Simulation tools and methodology 
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manufacturing since 1970’s [126]. After ions of a certain charge/mass have been selected 
and accelerated by magnetic and electrostatic fields, these ionised dopants are focused 
forwards and scanned across the semiconductor substrate. Depending on the gained energy, 
the type of dopant, the incident direction etc., the average depth of penetration of the 
impurity dopant into the substrate material can be accurately determined, although a 
scattered distribution of dopants reflects the randomness of the ion energy transfer to the 
semiconductor lattice. An advantage of ion implantation is the low temperature at which it 
proceeds. The accurate doping profile control available allows for multiple implants to be 
used in the design of a particular doping profile, providing flexibility in the semiconductor 
device design process. 
In process simulation, the doping profile resulting from ion implantation may be simulated 
statistically using a Monte Carlo approach. This approach simulates the dopant distribution 
by following the scattering of individual dopants within a lattice of host atoms and 
electrons, correctly accounting for ion energy losses, to estimate the final doping 
distribution. Analytical models can capture the doping probability distribution by functions 
parameterised by the moments of the statistical distributions. In multi-dimensional doping 
distributions a point-response distribution is used. The semiconductor device structure is 
illustrated in Figure 3.1. Energetic dopants bombard the substrate surface at point (u, v), 
and a dopant entering from this incident point will scatter with host atoms or electrons until 
it loses its energy and stops. Its stopping location is described by a distribution F in the 2D 
or 3D semiconductor space. In the 2D structure depicted in this figure, the dopant 
concentration at point (x, y) can be calculate by  
  ( ) (,) ,,() ,()
gas
dose Cxy N Fxyus vs d s
Ω
= ∫  (3.1)   
where Ndose is the total dose, and Ωgas is incidence point set. The dopant concentration of a 
point (x, y) is the superposition of all possible entry dopant distributions. 
The distribution function assumes independence of the primary and lateral distributions Fp 
and Fl. Therefore the distribution function F may be written as  
  ( ) ( ) (,,,) () () pl F xyuv F x us F y vs =−⋅ −, (3.2) 
  ( ) ( ) ( ) (,,,,, ) () () () pll F x y z u v wF x u sF y v sF z w s =−⋅ − ⋅ −, (3.3) 
for 2D and 3D simulations respectively. The primary distribution Fp can have different 
order moments associated with entry point location: projected range Rp is the mean value Chapter 3. Simulation tools and methodology 
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of stopping location. The standard deviation σ, skew γ, and kurtosis β are the second, third 
and fourth central moments of the distribution function. The primary distribution may be a 
Gaussian, a Pearson, a Pearson distribution with a linear exponential tail, and a dual 
Pearson distribution functions. The lateral distribution usually is a Gaussian function. 
 
Figure 3.1 Schematic view shows the point-response distribution for ion implantation in 
Sentaurus process simulation. The arrow indicates the incident direction of the implanted 
ions, which impacts the solid surface. The curves inside the substrate indicate the primary 
distribution of dopants. 
The ion stopping of ionized impurity dopants is due to energy loss in nuclear and 
electronic collisions with host materials. Electronic stopping power is proportional to the 
incident ion velocity. Therefore in high energy region, the energy is mainly transferred to 
electrons in electronic collision. Near the end of the energy loss process of low energy, the 
nuclear collision dominates causing host atom displacement damage. Heavy dopants have 
larger nuclear energy loss per unit distance and therefore small projected range but result in 
more damage [127].  
3.1.2. Thermal  annealing 
Thermal processing is crucial to semiconductor device fabrication, in particular for: 
impurity dopant activation, damage annealing, film growth and strain engineering. For 
example, damage due to ion implantation partially renders the single crystalline substrate 
to be amorphous, with dopants in interstitial, rather than substitutional, sites. Proper 
thermal cycling can restore lattice crystallinity and improve device charge transport.  
In a thermal process, the temperature changes with time and reactions may happen among 
impurity dopants, lattice atoms, and defects (interstitials and vacancies). Generally Chapter 3. Simulation tools and methodology 
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speaking, the particle flux of a species A with charge c as a result of diffusion can be 
written as 
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Where A
c is the particle density, dA
c is the diffusivity, n is the electron concentration, and ni 
the intrinsic electron density. In addition the continuity equation for species A with charge 
c is 
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c
trans
A R  is the net reaction rate of the diffusing species A with charge c;  c
cluster
A R  is the negative 
contribution related to the clustering of the species. Equation (3.4) and (3.5) jointly 
construct the diffusion model.  
Different boundary conditions can be applied, such as Dirichlet, Neumann or mixed 
boundary conditions. Considering the different solid solubility of dopants in different 
materials, segregation can be included in the boundary conditions. In the process of 
segregation the flux is given by 
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Where n
G
 is the interface standard normal vector; 
1
A C  is the concentration of dopant A in 
material 1; 
2
A C  is the concentration of A in material 2; ktransfer is the transfer rate; and 
ksegregation is segregation coefficient of A in second material relative to the first material; 
namely the impurity concentration ratio under equilibrium. 
3.1.3. Film  formation 
Thermal oxidation is an important way to form thin gate silicon dioxide (SiO2) films. 
Compared to chemical-vapour deposition (CVD) the thermal oxide has high density and 
low porosity. Thermal oxidation kinetics for thick oxide (30 to 2,000 nm) includes two 
processes [128]: a diffusion of oxidant species such as H2O and O2 through already formed 
oxide to the oxide/silicon interface, and reaction with the silicon at the interface. The 
growing amorphous oxide expands above the moving interface due to volumetric increase. 
The oxidant transport is governed by the diffusion equation. This process is illustrated in Chapter 3. Simulation tools and methodology 
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Figure 3.2. At the reaction front at the interface the following reactions describe the growth 
kinetics. 
 
22
22 2
()( ) ()
() 2( ) () 2 ( )
Si solid O gas SiO solid
Si solid H O gas SiO solid H gas
+ →
+→+
. (3.7) 
Consuming one Si atom generates one SiO2 molecule but with almost the same mass 
density (2.33-2.2g/cm
3), that leads to SiO2 expanding more than 125%. 
 
Figure 3.2 Illustration of thermal oxidation process on Si wafers. It indicates oxidant 
diffusion through oxide and its reaction with Si atoms at the interface with oxide. 
The oxide thickness grows faster at higher temperature, and water vapour oxidation has 
higher reaction rate compared to elemental oxygen. The choice depends on the required 
oxide quality. Slow dry O2 is usually used to grow thin high quality gate oxide while water 
steam is used to grow oxides for isolation. 
Chemical vapour deposition (CVD) SiO2 at low temperature of usually several hundreds of 
degrees Celsius is deposited as a result of reactions of external species such as silane SiH4 
with oxidants. Similarly, silicon nitride (Si3N4) is also deposited by CVD through the 
reaction of dichlorosilane SiCl2H2 with ammonia (NH3). Silicon nitride can be used as gate 
spacer. Deposition in process modelling is usually modelled by geometrical deposition of a 
film layer in target structure rather than the precise modelling of the reaction processes. Chapter 3. Simulation tools and methodology 
35 
3.1.4. Process  induced  stress 
Stress is important in many aspects of modern process flows; the use of strain to enhance 
device performance has become the norm in sub-90 nm technologies. Stress may be caused 
by stressor layers, thermal mismatch and lattice mismatch. In modelling [123], the strain 
tensor is split into deviatoric and dilatational parts, where the deviatoric part is related to 
deformation without volume change while the dilatational part corresponds to pure volume 
change. 
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The visco-elastic model is used to model the relationship between stress and strain. 
Dirichlet and Neumann boundary conditions apply. The model is decomposed in terms of 
volumetric and shear components of the stress tensor. The dilatational part of stress tensor 
σ actually uses a purely elastic equation neglecting the visco-elastic term in equation (3.9) 
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where K is the bulk modulus related to Young’s modulus, and p is the hydrostatic pressure. 
The deviatoric part of stress tensor σ is described by 
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where G is shear modulus and η  and η are all viscosity related functions of temperature 
and shear stress σs. Usually, as applying equations (3.9)-(3.11), oxide and nitride are 
treated as visco-elastic materials, and silicon as an elastic material for which the viscosity 
terms are negligible.  
3.1.5.  Three dimensional process simulation methodology 
Due to the extreme scaling of contemporary MOSFETs, accurate modelling of their three-
dimensional (3D) structure is necessary in order to obtain proper physical insights into 
their detailed operation. In addition, novel candidates for future field-effect transistors, 
such as the double gate finFETs currently under investigation as replacements for Chapter 3. Simulation tools and methodology 
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conventional planar bulk MOSFETs, are essentially 3D in nature. Current TCAD tools 
have 3D process simulation capabilities for many physical process steps (such as 
implantation and diffusion), but not for all. Therefore a well thought-through 3D process 
simulation methodology must be considered and constructed to investigate MOSFET 
scaling. Figure 3.3 demonstrates a strategy to integrate 3D process capabilities using 
several structure modifications. 
 
Figure 3.3 Schematic view of 3D process strategy. 3D structural changes such as deposition 
and etching which are used in 3D implantations and thermal processes . 
Structures such as shallow trench isolation (STI) should be included into the simulation of 
narrow-width MOSFETs; such structures again require 3D simulation. In the 3D strategy 
illustrated above, STI formation and the substrate doping process is accomplished in 2D 
mode, then the device is extruded into the third dimension. Meanwhile its 2D boundary 
structure is imported into a structure editor. A 3D extrusion is followed by gate patterning, 
spacer formation, embedded SiGe and cap layer formation, with the previous structure 
saved, like a continuous snapshot, when a new structure is formed. These saved structures 
are fed back to 3D process simulator where previous data field are loaded and the structure 
undergoes new implantation and diffusion until a new structure is again imported if needed.  
3.2. Device simulation 
Modelling and simulating the physical phenomena and electrical characteristics of 
semiconductor devices provides comprehensive insights into the complex details of device 
operation, and allows reliable assessment of the potential impacts of physical effects and 
design optimisations. Chapter 3. Simulation tools and methodology 
37 
3.2.1. Transport  equations 
The governing equations of semiconductor carrier transport include the Poisson equation 
and electron and hole continuity equations. The Poisson equation derives from Maxwell’s 
equations and can be written in the form 
  ( ) () da t r a p qp n N N ε φρ ρ
+− ∇⋅ − ∇ = = − + − + , (3.12) 
where ε is the permittivity; φ is the electrostatic potential; ρ is the charge density, q is the 
elementary electronic charge; n and p are electron and hole concentration;  d N
+ and  a N
− are 
the ionized donor and acceptor concentrations; and ρtrap is the trap and fixed charge density. 
The Poisson equation is solved self-consistently with the current continuity equations for 
electrons and holes.  
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 obtained from Ampere’s circuital law. In equations 
(3.13)  n J
G
 and  p J
G
 are current densities for electrons and holes and Rnet is the net electron-
hole recombination rate. 
Depending on the complexity of semiconductor structure and the carrier transport 
behaviour, different transport models can be chosen, usually based on various 
approximations to the full Boltzmann transport equation. Models describe the current 
density with different degrees of complexity and may include self-heating and carrier 
energy transport. The Drift-diffusion model is one of the most simple approaches. It 
describes the current as a sum of two components describing the drift of carriers under the 
influence of the electric field and diffusion driven by concentration gradients. 
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where µn and µp is the electron and hole mobility; D is the diffusion coefficient which 
obeys Einstein relation when the system is close to thermal equilibrium namely 
kT
q D µ = . 
Φn and Φp are electron and hole quasi-Fermi potentials described as, Chapter 3. Simulation tools and methodology 
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Where ni is the intrinsic electron density, and 
i E
i q φ = −  is the electrostatic potential defined 
in terms of the intrinsic Fermi level Ei. 
3.2.1.1. Numerical methods 
Numerical methods are used to obtain solutions of the semiconductor equations described 
in the previous section for devices with realistic geometries and doping concentrations. 
The equations are discretised over a mesh or grid covering the device simulation domain 
using finite difference or finite element techniques, resulting in large system of algebraic 
equations. In the case of the box integration approach, which is a modification of the finite 
element approach, Gauss’s theorem is used to transform the governing equations into the 
following integral form 
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The discretised equations at grid element i of a volume Vi are finally written as in terms of 
electric field on current fluxes. 
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The current densities are similarly discretised according to the neighbour grids. A single 
box in the mesh for the set of discretized equations is shown in Figure 3.4.  Chapter 3. Simulation tools and methodology 
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Figure 3.4 Schematic view of box discretization method in 2D. Vi is the box volume 
associated with gird i,  Aij is the interface area between boxes of i and j, and dij is the 
distance between i and j. 
The set of algebraic equations obtained is nonlinear, and Newton or Gummel procedures 
are used for their linearization. The Gummel iteration method is well known for its 
stability [129]. The nonlinear Poisson’s equation is solved first using an initial guess for 
the quasi-Fermi potential distribution, and the solution for the potential is substituted into 
continuity equations which are solved to obtain the carrier concentration. A new 
approximation for the quasi-Fermi levels is then substituted back to Poisson’s equation. 
This is repeated until certain convergence criteria for the current are met. The Newton 
iteration method based on fixed point theory has a faster convergence [130]. Assuming that 
the vector of algebraic equations is  [,,]
T
np F FFF φ =   and the solution variables are 
[,, ]
T Wn p φ = , an approximation around the exact solution is obtained by a Taylor 
expansion [131],  
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This results in a linear set of equations, solved using direct or iterative techniques. The 
nonlinear problem is solved by the following iterations. 
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. The Dirichlet boundary condition 
reflects fixed values of the variable on the boundary grids, and the Neumann condition 
handles reflective boundaries with  0 Jn ⋅ =
G G
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3.2.1.2. Density gradient quantum corrections 
As discussed in preceded chapter, strong quantum confinement effects in the channel result 
in band splitting, and affect the carrier distribution in decananometer MOSFETs. The use 
of quantum corrections is required to accurately model carrier concentration, threshold 
voltage and gate capacitance. To calculate the quantum confinement effects a potential-like 
modification term Λn (for example for electrons) is added into classical electron density 
expression. 
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where  NC is the effective density of electronic states of conduction band; F1/2 is the 
complete Fermi-Dirac integral of order 1/2 here assuming Fermi-Dirac statistics rather than 
Boltzmann statistics; EF,n is the electron quasi-Fermi potential energy and EC is conduction 
band edge energy. In the density gradient approximation Λn is expressed as [132][133], 
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where γ is a fitting parameter with default value 3.6 for electron; = is the reduced Planck 
constant; mn is the electron effective mass; and 
2 ∇ =∇⋅∇ is a Laplacian operator. The 
similar quantum correction formalism is applied for holes with default value 5.6 for γ. 
3.2.2. Mobility  models 
Different scattering mechanisms contribute to the carrier mobility. The carrier mobility 
may be obtained by combining different bulk mobilities µb1, µb2…and different surface 
mobilities µs1, µs2… according to their scattering contributions. This is done by applying 
Mathiessen’s rule although which is not necessarily equal to the mobility [134].  
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At high field, the carrier velocity saturates and high-field mobility model needs to be taken 
into account based on the calculated low field mobility according to formula (3.22). 
In an undoped lattice, the lattice vibrations dominate the scattering, and the phonon 
scattering related mobility model has the following form Chapter 3. Simulation tools and methodology 
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indicating strong dependence on lattice temperature. Related parameters for electrons and 
holes are listed in Table 3.1. In doped bulk semiconductor, carrier scattering with ionized 
impurities further reduces the mobility. Masetti et al. proposed an empirical mobility 
model in doped semiconductors widely used in semiconductor device simulations [135], 
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here µmin1, µmin2 and µ1 are reference doping mobilities; Pc, Cr and Cs are reference doping 
concentrations; Ntot  is the total donor and acceptor concentrations; α and β are fitting 
parameters. Their default values are listed in Table 3.2. 
Table 3.1 Constant mobility model with default parameter values for Si. 
Symbol Electrons  Holes  Unit 
µL  1417 470.5  cm
2/Vs 
ζ  2.5 2.2 1 
 
Table 3.2 Masetti doping-dependent mobility model with default parameter values for Si. 
Symbol Electrons  Holes  Unit 
µmin1  52.2 44.9 cm
2/Vs 
µmin2  52.2 0  cm
2/Vs 
µ1  43.4 29.0 cm
2/Vs 
Pc 0  9.23×10
16  cm
-3 
Cr  9.68×10
16 2.23×10
17  cm
-3 
Cs  3.34×10
20 6.10×10
20  cm
-3 
α  0.680 0.719 1 
β  2.0 2.0 1 
 
Another empirical expression for the doping-dependence form of mobility was proposed 
by Arora et al. [136] in which 
  min *
0 1( / )
d
dope A
tot NN
µ
µµ =+
+
. (3.25) 
With  min min 300 ()
m T
K A
α µ =⋅ ,  300 ()
d T
dd K A
α µ =⋅ , and  0 300 ()
N T
N K NA
α =⋅ ,  300 *( )
a T
a K AA
α =⋅ . 
The default values of fitting parameters are listed in Table 3.3. Chapter 3. Simulation tools and methodology 
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Table 3.3 Arora doping-dependent mobility model with default parameter values for Si. 
Symbol Electrons  Holes  Unit 
Amin 88  54.3  cm
2/Vs 
αm  -0.57 -0.57 1 
Ad 1252  407 cm
2/Vs 
αd  -2.33 -2.23 1 
AN  1.25×10
17 2.35×10
17  cm
-3 
αN  2.4 2.4 1 
Aa 0.88  0.88  1 
αa  -0.146 -0.146 1 
 
The major difference in the Masetti model is the addition of the third term to the ‘min-
max’ terms in Arora model to represent further mobility reduction at doping beyond 
5×10
19 (cm
-3). The mobility reduction rate with doping concentration is also somewhat 
different in the Masetti model. 
Carriers in surface channel MOSFETs undergo scattering due to surface acoustic phonons 
and interface roughness. Lombardi et al. proposed a corresponding mobility model [137] 
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where the reference electric field Fref =1V/cm and F⊥ is the transverse electric field normal 
to semiconductor/insulator interface. Improved fitting A* was obtained in [138] using 
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. (3.28) 
The surface mobility is combined with bulk mobility according to Mathiessen’s rule as 
11
ba cs r
DD
µ µµ µ
=+ +  with  exp( / ) crit Dx l = −  where  x is the distance from the interface. 
With Nref =1 cm
-3, the reference and fitting parameter default values are listed in Table 3.4. 
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Table 3.4 Lombardi interface mobility model with default parameter values for Si. 
Symbol Electrons Holes Unit
B  4.75×10
7 9.925×10
6 cm/s
C  5.80×10
2 2.947×10
3 cm
5/3V
-2/3s
-1 
N0 1  1 cm
-3
λ  0.1250 0.0317 1
k 1  1 1
δ  5.82×10
14 2.0546×10
14 cm
2/Vs 
A 2  2 1
α⊥  0 0 cm
3
N1 1  1 cm
-3
v 1  1 1
η  5.82×10
30 2.0546×10
30 V
2 cm
-1s
-1 
lcrit  1×10
-6 1 ×10
-6 cm
 
A high-field mobility model encapsulates the low field model, a saturation velocity model 
and driving force model. Based on the original Caughey and Thomas model [139], Canali 
et al. proposed a high-field mobility model [140] in the following form, 
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 (3.29) 
where  µlow is the low-field mobility calculated by Mathiessen’s rule, and 
exp
0(/ 3 0 0) TK
β ββ =  is a factor exponentially dependent on temperature. vsat and Fhfs,n/p are 
saturation velocity and driving force electric field for electrons or holes, calculated by 
following formulas, in which Φn/p is electron/hole quasi-Fermi potential, 
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, (3.30) 
  ,/ / || hfs n p n p F = ∇Φ . (3.31) 
The reference and fitting parameter default values are listed in Table 3.5. 
Table 3.5 Canali high-field mobility model with default parameter values for Si. 
Symbol Electrons Holes Unit
β0  1.109 1.213 1
βexp  0.66 0.17 1
α  0 0 1
vsat,0  1.07×10
7 8.37×10
6 cm/s
vsat,exp 0.87  0.52 1Chapter 3. Simulation tools and methodology 
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3.2.3.  Modelling stress-dependent mobility 
Mechanical stress deforms the semiconductor crystalline lattice, resulting in alternations to 
energy band structure and carrier mobility. Bardeen and Shockely modelled this effect in 
terms of deformation potentials [141], and Smith proposed the piezoresistance model to 
express stress related conductance changes [96]. Accurate modelling of the impact of stress 
on mobility is critically important when stress engineering is intentionally employed in 
small geometry CMOS devices. 
Generally, the stress tensor σ  is a 3×3 matrix, and so is the strain ε . The independent six 
components of stress may be written as a vector applying the transformation: σ11→σ1, 
σ22→σ2, σ33→σ3 σ23→σ4/2, σ13→σ5/2, σ12→σ6/2. The same applies to the strain.  
Focusing on the conductivity changes due to small stresses, the piezoresistance mobility 
model suggests a linear relationship between electron or hole currents for strained and 
unstrained materials [142], 
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where  α µ  is the mobility tensor of rank 2 (3×3 matrix) in the presence of stress while 
0
α µ  
is the isotropic scalar mobility without stress effects; 
α Π  is the piezoresistance coefficient 
tensor and I   is identity tensor; 
0 Jα
G
  is the carrier current density without stress. α 
differentiates between electrons and holes. In cubic symmetry crystals such as Si the 
coefficient tensor can be simplified by rotating the coordinate system to become parallel to 
crystal axes, resulting in only three independent components. In addition, the 
piezoresistance coefficients are dependent on doping concentration and temperature which 
is related to anisotropic scattering [142][143], represented by a multiplicative doping and 
temperature dependent factor Pα(N,T), compared to the effective mass change which is 
represented by a constant term. 
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where F0(x) and  0() Fx ′  are the Fermi integral of order 0 and its derivative; EF,α is the 
energy of EF – EC for electrons or EV –EF for holes. The default values for these parameters 
are listed in Table 3.6. 
Table 3.6 Piezoresistance coefficients for holes and electrons. 
11,
p
const Π   12,
p
const Π   44,
p
const Π   11,var
p Π   12,var
p Π   44,var
p Π   Unit
5.1×10
-11 -2.6×10
-11 2.8×10
-10 1.5×10
-11 1.5×10
-11 1.1×10
-9  Pa
-1 
11,
n
const Π   12,
n
const Π   44,
n
const Π   11,var
n Π   12,var
n Π   44,var
n Π   Unit
0 0 0 -1.026×10
-9 5.34×10
-10 -1.36×10
-10 Pa
-1 
 
Intel proposed a physically-based analytic model for the hole mobility in the presence of 
stress [146]. It focuses on heavy hole valence band changes, which accounts for ~75% of 
whole hole concentration, in the 2D k-space, due to stress. The heavy hole valence band 
without stress is modelled by two degenerate ellipsoids aligned to the <110> and <-110> 
directions as illustrated in Figure 3.5 (top view). 
 
Figure 3.5 The simplified heavy hole 2D band structure without stress. Two equivalent 
ellipsoids are depicted in 2D treatment. 
Without stress, the fraction of hole occupation in each ellipsoid is 0.5, furthermore due to 
equivalence of the two ellipsoids, the anisotropic scalar mobility corresponding to an 
applied electric field is given by the following expression Chapter 3. Simulation tools and methodology 
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Where  〈τ〉 is the mean-free time of scattering and mt0 and ml0 are the transverse and 
longitudinal masses in a system free of stress. In the presence of stress, these two ellipsoids 
will separated by energy ∆Estrain, given by equation (3.40) below. The ellipsoids are 
expressed in equations (3.36). For example if a uniaxial compressive stress is assumed 
along <110>, the ellipsoid 1 will expand and the ellipsoid 2 will shrink, leading to a higher 
population of holes redistributed into ellipsoid 1[144][145]. The mobility component along 
<110> will increase due to the rich population of holes with small transverse effective 
mass in ellipsoid 1 [146]. If a field is applied along <110> the result will be a current 
enhancement. 
 
2 2 2
2
22
2 2 2
1
11
22
22
y xs t r a i n
lt
y xs t r a i n
tl
k kE
E
mm
k kE
E
mm
⎛⎞ ∆
=+ + ⎜⎟ ⎜⎟
⎝⎠
⎛⎞ ∆
=+ − ⎜⎟ ⎜⎟
⎝⎠
=
=
. (3.36) 
In equation (3.36), mt1 and ml1 are the transverse and longitudinal mass of ellipsoid 1 in the 
presence of stress, and mt2 and ml2 are the corresponding masses in ellipsoid 2. Therefore 
the principal axis of mobility is readily calculated according to formula in equation (3.37) 
assuming hole redistribution with fraction f1 in ellipsoid 1 and f2 =1− f1 in ellipsoid 2. For 
an in-plane electric field applied at angle θ from the principal axis <110>, the scalar in-
plane mobility is given in formula (3.38). 
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The hole population may be obtained using Maxwell-Boltzmann statistics. An 
approximation is used of the form  
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For semiconductor devices with in-plane stress of the form 
ba s
sb a
ε
+ ⎛⎞
= ⎜⎟ − ⎝⎠
 with b the 
biaxial stress, a the asymmetric stress and s the shear stress, the band structure deformation 
can be formulated by the powers of stress tensor components. 
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The longitudinal masses of ellipsoids are assumed to be independent of stress, namely ml1 
= ml2 =ml0. The fitting parameters for equation (3.40) are listed in Table 3.7. ml0 = 0.48 and 
mt0 = 0.15 relative to hole mass. 
Table 3.7 Intel physically-based stress-dependent hole mobility model parameters. 
d1[eV/Pa]  st1[1/Pa]  st2[1/Pa
2]  bt1[1/Pa]  bt2[1/Pa
2]  btt[1/Pa] 
-6e-11 -9.442e-10  4.3066e-19  -1.0086e-10 6.5886e-21  1.2e-10 
 
The Sentaurus TCAD tool generalizes the original Intel 2D plane hole mobility model to 
be applicable to 3D cases, with doping dependence and carrier redistribution considered 
among more than 2 ellipsoids. In 3D, three planes with six ellipsoids are considered 
independently. The stress tensor corresponding to each plane is selected from the 3D stress 
tensor. The mobility in the direction of [001] perpendicular to the plane has also been 
modified by µ001= µ0mt0/mt(001) according to the mt(001) calculated in the formula (3.40). If 
the number of ellipsoids considered in the simulation is larger than the default value 2, the 
distribution in each ellipsoid is adjusted. 
3.3. The Glasgow ‘atomistic’ simulator 
The aggressive scaling of MOSFETs exposes the inherently granular nature of materials 
and individually discrete nature of atoms which are usually as averaged in any large-scale 
device treatment. When the individual behaviour of atoms, molecules, and charges 
becomes prominent in determining particular semiconductor device behaviour, 3D 
statistical device modelling is required to reflect the corresponding variability in the device 
characteristics. The role of the device modelling changes from obtaining the behaviour of Chapter 3. Simulation tools and methodology 
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individual devices to the prediction of the statistical behaviour of an ensemble of 
microscopically different transistors. 
The discrete random variation of doping, gate length roughness, and random granularity of 
gate stack and work function are main sources of variability in MOSFET characteristics. 
The predictive modelling of these effects is of great importance for both device and circuit 
design. 
3.3.1. Random  discrete  dopants  (RDD) 
The average number of dopants in the active channel region of nanoscale MOSFETs is less 
than hundred and fluctuations in this number give rise to variations in MOSFET 
characteristics. Incident impurity dopants implanted into a semiconductor substrate 
undertake a series of random collisions with host lattice atoms until coming to rest, thus 
resulting in random positions of the individual discrete dopants in the transistors. Ionized 
impurity dopants positioned at these lattice sites create discrete Coulomb potential peaks in 
the channel of small dimension MOSFET. The corresponding potential fluctuations affect 
the current flow and they are the origin of further variations in the electrical characteristics 
from device to device. 
In numerical simulations, a semiconductor device is discretized by a mesh. How to assign 
random discrete dopants to the mesh and how to model discrete dopants related device 
characteristics are important issues. DD simulations deal with charge densities rather than 
point charges. Therefore, the point charge of each dopant has to be converted into a charge 
density and appropriately assigned to the mesh. Two methods are used in the introduction 
of random discrete dopants into DD simulations. The first employs Monte Carlo (MC) 
implantation and atomistic kinetic Monte Carlo (KMC) diffusion from the initial process 
simulation of the transistor [123][147]. As already mentioned in the section 2, the 
implanted ions undergo nuclear and electronic collisions until they lose their extra kinetic 
energy and come to rest. The MC simulation of the implantation process follows the 
random collisions and trajectories of the individual implanted dopants. The reactions 
between charged or neutral dopants, point defects, clusters occur during the thermal 
diffusion. Kinetic MC diffusion models the interactions between dopants and defects in the 
diffusion process in Sentaurus Process KMC simulator DADOS. The results of the 
atomistic scale process simulation are individual random positions of dopants in the device. 
The dopants are assigned to the mesh using the Sano approximation [148].  Chapter 3. Simulation tools and methodology 
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The second method of introducing random discrete dopants is based on the continuous 
doping profile obtained from conventional process simulation, and this method is widely 
used in treating random discrete dopant induced intrinsic parameter fluctuations such as 
threshold voltage variation [86][32][149]. A standard method to assign discrete dopants 
according to the continuous concentration involves visiting, one by one, each sites of the Si 
lattice covering the device [149]. The probability of a dopant being located in a small 
volume cell ∆Vi is determined by the local doping concentration N(xi,yi,zi) with the form of 
 (,,) ii i i p Nx yz V = ∆  (3.41) 
where  ∆V=asi
3/8 (=0.020022 nm
3) is the volume associated with each atom. A Von 
Neumann rejection technique is used to decide whether to introduce a dopant at the Si site. 
If an evenly distributed random number between 0 and 1 is less than probability calculated 
as formula (3.41), then a dopant is placed in the lattice site. Finally, the discrete dopants 
are transformed into doping density assigned to the neighbouring mesh nodes using the 
charge assignment scheme. The schematic view of the mesh cell containing a discrete 
dopant is illustrated in Figure 3.6. 
 
Figure 3.6 Schematic view of a mesh cell containing a discrete dopant. The point charge of 
dopant is assigned to those neighbouring nodes according to various charge assignment 
schemes. 
Many charge assignment schemes are available. For example, the dopant charge can be 
assigned to the nearest grid point; the cloud-in-cell (CIC) linearly spreads point charge to 
mesh nodes based on the coordinate distances between the charge and the nodes; an 
assignment based on Gaussian distribution smears the charge across many grid nodes 
according to the chosen standard deviation [33].  Chapter 3. Simulation tools and methodology 
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Sharp Coulomb potentials appear in the solution of the Poisson equation due to the highly 
localized doping concentrations related to discrete dopant assignments. In DD simulations 
this results in artificial charge trapping wells which in physical reality would be prevented 
due to quantisation. To avoid this problem, attempts are made to split the Coulomb 
potential into long-range and short-range parts [150][151]. Density gradient quantum 
corrections are the physical way to avoid artificial carrier trapping. At mesh sizes below 
1.0 nm, the effective quantum potential results in approximately 50mV conduction band 
edge lowering and the corresponding carrier density becomes independent of mesh spacing 
[33].  
3.3.2.  Line edge roughness (LER) 
The granularity of the photoresist molecules defines the photoresist edges in a lithographic 
process. The corresponding line edge roughness is transferred to gate line edge by gate 
etching when the photoresist is used as mask. LER occurs due to slower dissolution rate of 
large polymer aggregates in the removal process of undesirable photo-resist [152][153]. 
The rough edge of photoresist is transferred to physical patterned lines on the 
semiconductor, such as polysilicon gate patterning. This process is illustrated in Figure 3.7. 
Therefore, poly-silicon gates have inherent line edge roughness (LER) and line width 
roughness (LWR), which today is on the same scale of the actual device dimensions. 
 
Figure 3.7 Schematic description of photoresist defined line edge roughness in lithography 
and etching. Dashed and solid lines represent the printed and physical lines respectively; 
the circles indicate the polymer segregates of photoresists. 
As described in detail in Chapter 2, the LER can be characterized by a correlation function 
with two critical parameters: standard deviation and correlation length. In our simulations 
random gate edges are generated using the methodology described in [154][155]. This is 
based on a Fourier synthesis approach using the power spectrum of a Gaussian or 
exponential autocorrelation function. 
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where ∆ and Λ are RMS amplitude and correlation length respectively. In the inverse 
Fourier synthesis process that generates the random edge shape, the magnitude of the 
complex array is generated based on equation (3.42) or (3.43) and the phases are generated 
randomly. 
3.3.3.  Poly-silicon granularity (PSG)  
Poly-silicon has been used as a gate material in MOSFETs. Grain boundaries in the 
polysilicon enhance dopant diffusion relieving poly-depletion effect [156]. Fermi level 
pinning in the Si band-gap occurring at poly-silicon grain boundaries locally alters the 
threshold voltage and lowers drive current, adding another source of statistical variability. 
Poly-silicon Fermi level pinning has been investigated in [93][94][95] and is illustrated in 
Figure 3.8. Due to mismatch of neighbouring grain lattices, interface states are created at 
the grain boundary, resulting in carrier trapping. A depletion space charge region is created 
on either side of the boundary, enabling charge neutrality. The potential barrier induced by 
interface trapped charge causes surface potential fluctuations in the channel affecting the 
local threshold voltage. However, the lack of donor-type traps at boundary interfaces of p+ 
doping poly-silicon leads to negligible Fermi pinning in p-channel MOSFETs [157]. 
 
Figure 3.8 Band diagram view of poly-silicon grain boundary states induced Fermi pinning. 
Assuming that the trapped charge sheet density is Nt (cm
-2) with consistent polysilicon 
doping concentration of Np (cm
-3) on both sides of boundary, the Fermi pinning potential 
height can be obtained by applying Poisson’s equation Chapter 3. Simulation tools and methodology 
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In ‘atomistic’ simulations the poly-silicon grain boundaries are generated from a large 
experimental AFM image of the poly-silicon structure, and the simulator randomly selects 
poly-silicon pieces trimmed out of the AFM image for simulated gates [34]. The Fermi 
pinning level at boundary is set 0.3eV below the Si conduction band edge, (then Nt is about 
4×10
13 cm
-2 while Np is 1×10
20 cm
-3). The simulation results reveal that the polysilicon 
boundary results in an increase in the average threshold voltage, and a higher pinning 
barrier results in larger threshold voltage shift. In addition, the randomness of grain 
boundaries adds to the statistical variability of device parameters, and the threshold voltage 
variation is increased [34]. 
In summary, the salient details of the TCAD process and device simulators used in this 
work have been discussed. The Glasgow ‘atomistic’ simulator has also been described, 
with emphasis on its ability to accurately model statistical variability sources. The process 
steps replicated in these simulation tools have the capability to accurately model the 
relevant physics of the latest CMOS technology features and therefore enhance the optimal 
design of modern and scaled CMOS devices. The drift-diffusion device simulation with 
density gradient quantum corrections can provide the fundamental understanding of the 
scaling behaviour of electrical characteristics in scaled devices. The advanced statistical 
variability simulator enables the investigation of the in-depth microscopic behaviour of 
individual devices and the extraction of statistical information on the device parameters of 
an ensemble of devices.  
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Chapter IV 
4. CMOS device design and characterization 
MOSFET scaling has always been the driving force of the semiconductor industry 
delivering more functionality, higher speed, and lower cost per function. The study of 
CMOS scaling is critically important in predicting trends in performance and exploring 
potential technical barriers of future technology generations, which essentially would 
promote the foreseen feasible solutions and pave the road for next generation technologies. 
The scaling study is a foundation for the research conducted in the rest of this thesis. 
4.1. Calibration 
The scaling work starts with careful calibrations in respect of real fabricated deep deca-
nanometer CMOS transistors, including physical dimensions, doping profiles and 
ultimately electrical characteristics. The test bed semiconductor devices are 35 nm gate 
length transistors published by Toshiba in 2002 [11]. At the time of publication the devices 
had the best reported Ioff and Ion values. The devices have 35 nm physical gate length, NO 
gas annealed gate oxide, retrograde and super-halo doping profile, and low thermal process 
S/D extension shallow junctions. This calibration aims to closely replicate these features in 
TCAD process simulation and to match consistently the measured electrical characteristics 
using device simulation. Initial calibration was already carefully carried out using a now 
deprecated TCAD tool [158]. However, the calibration was updated employing the latest 
Sentaurus TCAD simulator in order to embed more capabilities and to reflect the latest 
technology features of modern CMOS devices. 
4.1.1.  Extraction of the real device structure 
The benchmark MOSFETs described in this subsection will be examined in detail in terms 
of critical physical dimensions, process steps and essential electrical properties. The 
published transmission electron microscopy (TEM) photograph of the fabricated 35 nm 
gate length MOSFET structure is illustrated in Figure 4.1. The poly-gate thickness and 
lateral distance of S/D contacts to gate are measured. In terms of gate oxide thickness, an Chapter 4. CMOS device design and characterization 
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initial 1.0−1.2 nm gate oxide was formed, and then annealed by nitric oxide (NO) ambient 
to form a silicon oxynitride SiOxNy gate dielectric. The 35 nm poly-Si gate is selectively 
etched by RIE. Shallow S/D junction extensions are formed by low energy implantation 
(1.0~1.5  keV for arsenic, less than 0.3  keV for boron) and followed by rapid thermal 
annealing (RTA). The structural data obtained from direct indication and measurement in 
the publication is summarized in Table 4.1. 
 
Figure 4.1 TEM photograph of 35  nm gate length Toshiba MOSFET. Reprinted with 
permission from Inaba et al., “High performance 35 nm gate length CMOS with NO 
oxynitride gate dielectric and Ni salicide,” IEEE Trans. Electron Devices, Vol.49 No.12, (© 
2002 IEEE). 
Table 4.1 Physical dimensions of Toshiba 35 nm gate length MOSFET (* measured) 
 Gate  length   
Lgate [nm] 
Oxide 
thickness tox 
[nm] 
Junction 
depth xj [nm]
PolySilicon 
thickness* 
[nm] 
Distance of 
S/D to gate* 
[nm] 
nFET  35 1-1.2 20  140~150  ~55 
pFET  35 1-1.2 33  140~150  ~55 
 
The process features a retrograde channel doping profile and super-halo doping to suppress 
punch-through and SCE effects. The processing split experiments were carried out to 
achieve the optimal balancing between low threshold voltage Vth and suppressed SCE, 
using a wide range of implantation doses and energies. In general the application of a well 
designed halo process can significantly improve Vth roll-off characteristics. The Chapter 4. CMOS device design and characterization 
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information of split tests about doping dose and energy is presented in Table 4.2 including 
channel doping, halo doping and S/D doping. 
Table 4.2 Process doping implantation information of 35 nm gate length Toshiba MOSFETs. 
 Retrograde  doping 
dose [ions/cm
2] 
/energy [keV] 
Halo doping  
dose [ions/cm
2] 
/energy [keV] 
S/D extension doping 
dose [ions/cm
2] 
/energy [keV] 
n-MOSFET  ~1-5×10
13 / 60-150  <3×10
13 / unavailable  Unavailable / 1.0-1.5 
p-MOSFET  ~1-4×10
13 / 80-120  ~1-3×10
13 / 40-50  Unavailable / <0.3 
 
4.1.2.  Calculations of doping profiles 
The components of the complex 2D non-uniform doping profile includes vertical 
retrograde channel doping, lateral abrupt super-halo doping, and ultra-shallow S/D 
extensions formed by extremely low implantation energy and RTA. Figure 4.2 presents the 
measured experimental data of S/D extension arsenic doping concentration and channel 
indium doping concentration in the n-MOSFET. Focusing firstly on the channel doping 
profile, the total dose of indium dopants within depth of x0 = 0.15 µm can be calculated 
according to the measured doping concentration by integration. 
0
0
()
x
DN x d x = ∫ . (4.1) 
The calculated total indium dose is 3.55×10
13 ions/cm
2. The probability density can be 
described as p(x)=∆D(x)/D, allowing the calculation of the doping centroid, which is 
closely related to ion implantation projected range but also affected by followed thermal 
diffusions. We use the definition of the projected range to describe this mean value. 
() p R xp x dx =∫ . (4.2) 
The calculated centroid of indium dopants is positioned at depth 68.6 nm from substrate 
interface. 
It is clear that the channel doping profile is formed by multiple implantations due to the flat 
tails on both sides of the maximum. However it possesses a primary implantation to 
determine the projected range and initial portrait. Separating the near-surface doping 
profile and the prolonged deep tail, the main fraction of the doping profile is located in the 
range from 35 nm to 100 nm. Although affected by implantation and diffusion from both Chapter 4. CMOS device design and characterization 
56 
sides, the initial implantation guess can be based on this central region of main doping 
distribution. Calculations based on this region yield a projected range 69 nm, the dose 
within this region of 2.66×10
13 ions/cm
2, standard deviation of 14.6 nm, skew of 63 nm, 
and kurtosis of 2.41. The extracted parameters provide an initial guess for replicating the 
channel doping profile at process simulation. 
 
Figure 4.2 Experimental doping profiles of 35 nm gate length Toshiba n-MOSFET. 
The features of the retrograded doping profile are outlined in Figure 4.2, having a low 
doping concentration near surface and high doping concentration beyond the depth of S/D 
extension junction. The low doping region is within the channel depletion region, 
providing low threshold voltage. The high doping region controls the deep S/D related 
punch-through leakage current. The retrograde doping profile is formed by the primary 
implantation, in which projected range tunes the retrograde position while dose and 
standard deviation are used to control retrograde step height. 
4.1.3. Calibration  methodology 
A systematic simulation calibration is carried in respect of  the test bed Toshiba MOSFETs 
to provide a realistic device structure and current-voltage characteristics as a starting point 
for the design of the scaled devices in this chapter. The systematic calibration includes the 
following steps. 
Process simulation 
1  Introduce the structures of MOSFETs and match retrograde channel doping 
profile and SDE doping profile in process simulation; 
2  Tune the well doping and the halo doping to reduce benchmarking error; Chapter 4. CMOS device design and characterization 
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Device simulation 
3  Tune mobility models; 
4  Match electrical characteristics: Id-Vg and Id-Vd in device simulation. 
The flowchart of the calibration process is summarized in Figure 4.3. Firstly the simulation 
project matches the published process details of real structure as accurately as possible. It 
includes the structural parameters listed in Table 4.1, process flow steps such as ion 
implantation with specific energy and dose indicated in Table 4.2 and spike RTA. Closely 
matching retrograde channel doping, the calibration process uses the margin of well doping 
and halo doping for process simulation flexibility depending on the device simulation error. 
 
Figure 4.3 Simplified flowchart of systematic simulation calibration methodology 
After the first stage, the calibration process focuses on tuning mobility parameters. First 
the device electrostatics are adjusted using low and high drain voltage biased Id-Vg 
characteristics in the sub-threshold regime. Thus, low field mobility is tuned to match the 
low drain voltage Id-Vg characteristics. Secondly high field mobility is tuned to the high Chapter 4. CMOS device design and characterization 
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drain voltage Id-Vd characteristics. In simulation the low field mobility tuning is primarily 
based on phonon scattering and impurity scattering mobility models. The high field 
mobility tuning adjusts the saturation velocity and the critical field in the field dependent 
mobility models. 
All following simulations are carried out with the commercial TCAD package Sentaurus 
from Synopsys [Version A-2007.12]. 
4.1.4. Calibration  results 
4.1.4.1. Process calibration 
The calibration starts with the design of an appropriate Sentaurus input process simulation 
file reflecting the structural and processing data from subsection 4.1.1. The gate dielectric 
is silicon oxynitride SiOxNy with 1.2nm thickness and relative permittivity 5.45 according 
to mole fractions of SiO2 and Si3N4. The poly-Si thickness is 150 nm while the distance of 
S/D contacts to gate is 52 nm. In simulations, the source and drain electrodes are treated as 
Ohmic contacts. The resulting ultra-shallow SDE junction depth is 20  nm for the 
n-MOSFET and 28 nm for the p-MOSFET. The calibrated structure is illustrated in Figure 
4.4. 
(a)   (b)  
Figure 4.4 Simulation structures of 35  nm gate length n-MOSFET (a) and p-MOSFET (b) 
based on Toshiba experimental data. 
Relying on the analysis of the retrograde doping profile of the n-MOSFET, the primary 
Indium implantation is applied with dose 3.2×10
13 ions/cm
2 and energy 115 keV. Two Chapter 4. CMOS device design and characterization 
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additional implantations with small doses are used to achieve the final doping distribution. 
The source/drain extensions are formed by extremely low implantation energy 1 keV and 
low thermal budget of 4 seconds RTA of 900°C. The RTA thermal process reduces the 
halo doping diffusion away from source or drain corners. The comparison of simulation 
and experimental data in terms of channel indium and SDE arsenic is shown in Figure 4.5. 
The retrograde indium and the ultra-shallow SDE doping profiles accurately match the 
measured data. The abruptness of SDE ~2.9 nm/dec is achieved. 
 
Figure 4.5 Calibrated Channel retrograde indium and SDE abrupt arsenic doping profiles in 
n-MOSFETs. 
 
Figure 4.6 Halo process and final boron distribution in 35  nm gate length n-MOSFETs 
showing only two rotation directions of multiple implantations. 
The halo doping of BF2 is implanted with dose 2×10
13 ions/cm
2 and energy 21keV carried 
out from quadric-frontal rotation directions and 30° tilt. The tilt enables the halo dopants to 
penetrate into the substrate under the gate in front of the S/D junctions. Thus the halo 
doping provides an effective barrier against lateral source/drain field penetration. The halo Chapter 4. CMOS device design and characterization 
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process is illustrated in Figure 4.6, with the halo sitting next to the corner of SDE and deep 
S/D. Steep halo is desirable although the thermal process smears the halo doping upwards 
towards the channel surface and laterally towards the centre of the gate. Therefore a very 
limited thermal budget is required, especially in small dimension MOSFETs. The halo 
doping in this simulation is moderately successful in achieving the above objectives. 
The similar simulation steps are carried out for p-MOSFET calibrations. The channel 
retrograde doping is constructed using multiple implantations, and halo doping is applied 
as in the n-MOSFET following the guidelines of Table 4.2. The final simulation structure 
of p-MOSFET is illustrated in (b) of Figure 4.4. 
4.1.4.2. Electrical characteristics calibration 
At the electrical calibration stage the mobility models implemented in the TCAD device 
simulation tool have been tuned according to experimental data in conjunction with the 
published literature deriving each mobility model. The Masetti and Arora models, which 
are described in Chapter 3, are adjusted to fit the doping dependent mobility, although the 
doping concentration dependences of the mobility are different. As seen in Figure 4.7, the 
phonon scattering in the Arora model is abnormally low compared with experimental data 
[159], and the mobility decreases much faster when the total doping concentration 
increases from 1×10
16 to 1×10
18 cm
-3. In addition, as shown in the insert figure of Figure 
4.7, the Masetti model better represents the mobility at extremely high doping 
concentrations. 
 
Figure 4.7 Mobility model choice and modification in device simulation calibration including 
experimental reference. 
Choosing the Masetti model provides an advantage in better characterization of mobility in 
contemporary MOSFETs with high doping concentration. Small adjustments are made to Chapter 4. CMOS device design and characterization 
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the mobility modification in calibration process related to ‘min-max’ terms by slightly 
increasing the phonon mobility and ‘min’ mobility. The third term remains relatively 
constant, close to its default. The final modified curve is shown in Figure 4.7. The default 
parameters of the interface mobility model and high-field mobility model are used in the 
simulations. 
The thicker poly-Si in the Toshiba devices gives rise to a low doping concentration near 
gate insulator, exacerbating the poly depletion effect. High channel doping concentrations 
in deca-nanometer MOSFETs (above 1×10
18cm
-3) leads to inversion carriers being 
restricted in a narrow triangle-like potential well, and the confinement effects affect the 
spatial and energy distribution of the carriers, resulting in threshold voltage shift and gate 
capacitance reduction. The poly depletion effect and the channel quantum effects are 
included in the simulations as shown in Figure 4.8. The conduction band edge in poly-Si is 
bent up 0.16eV resulting in 2.5nm poly depletion due to low poly doping of approximately 
3.6×10
19/cm
3 at the bottom of the gate. The inversion carrier distribution has a maximum at 
a depth 0.9  nm below the silicon interface, which is modelled using density gradient 
quantum correction. The quantum effects also reduce the gate capacitance by adding a 
quantum capacitance in series with the gate oxide and poly-depletion capacitances. 
 
Figure 4.8 Inversion carrier profile in the channel and the conduction band edge in n-
MOSFET at on-state. 
The drain current vs. gate voltage (Id-Vg) and drain current vs. drain voltage (Id-Vd) are the 
primary targets of calibration in the device simulations. Related to these I-V characteristics 
are key figures of merit including: the threshold voltage and sub-threshold slope (SS) 
which affect both Ion and Ioff ; and DIBL characterizing the drain voltage influence on the 
threshold voltage and determined by the 2D lateral doping profile. The calibration starts by 
adjusting the electrostatics with respect to the low and high voltage Id-Vg characteristics, Chapter 4. CMOS device design and characterization 
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aiming to match the same SS and DIBL. Then the mobility is tuned to match the current 
magnitude. Finally a check is made that the Id-Vd curves match well. For p-MOSFETs the 
mobility models adopted in simulations are the default ones. Figure 4.9 and Figure 4.10 
illustrate the calibrated I-V characteristics of the n- and p-channel MOSFETs respectively. 
Due to more available data the calibration of the n-MOSFET is more accurate. 
 
Figure 4.9 Id-Vg and Id-Vd characteristics calibrations of Toshiba 35  nm gate length n-
channel MOSFETs with supply voltage 0.85V. 
 
Figure 4.10 Id-Vg and Id-Vd characteristics calibrations of Toshiba 35  nm gate length p-
channel MOSFETs with supply voltage 0.85V. 
Table 4.3 Simulation and experiment performance parameters. 
  Toshiba (experiment)  This work (simulation) 
  n-MOSFET p-MOSFET n-MOSFET p-MOSFET 
Ion (µA/µm)  676 272 670 279 
Ioff (nA/µm)  100 100 88.4  84.2 
SS  (mV/dec)  86.1 92.3 86.6 97.3 
DIBL  (mV/1V) unavailable unavailable 90  114 
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The key figures of merit extracted from simulations are compared with experimental data 
in Table 4.3. The results identify the quality of the calibration process. This is a starting 
point of the following improvement of the 35 nm gate length MOSFET design and its 
scaling to 25, 18 and 13 nm physical gate lengths. 
4.2. Modernization of CMOS devices 
4.2.1.  45 nm CMOS technology 
The 45  nm CMOS technology generation has already been developed and reported in 
several IEDM papers and foundries with several technology innovations and new materials 
introduced to overcome existing challenges [3][38][160][161][162]. To accurately 
represent the latest CMOS device trends, the Toshiba devices developed in 2002 are 
inadequate in providing physical insights for contemporary devices. Therefore, an update 
of this old 35 nm design, to incorporate the latest technology features and modernize the 
process flow, is carried out based on current 45 nm CMOS technologies. In the next few 
subsections, important technology features of the contemporary 45  nm technology 
generation are highlighted. 
4.2.1.1. High-k / metal gate 
For the first time, in the 45 nm technology reported by Intel, grown silicon oxide has been 
replaced by ALD hafnium-based high-k dielectric as the gate insulator. The poly-Si gate 
electrode has also been superseded by optimal dual band edge work function metal gates. 
Based on these innovations the Intel 45  nm CMOS technology has demonstrated 
advantages in reducing gate leakage by ×25 for nMOSFETs and ×1000 for pMOSFETs 
compared to the 65 nm technology. Drive currents of 1.36 mA/µm for nMOSFETs and 
1.07 mA/µm for pMOSFETs at off-currents of 100nA/µm have been achieved [3]. The 
structure of these Intel transistors is illustrated in Figure 4.11, with the high-k dielectric 
and the metal gate clearly visible [38]. 
The high-k gate stack has enabled an ×0.7 equivalent scaling of the electrical gate oxide 
thickness compared to the 65 nm CMOS technology. The gate oxide thickness scaling was 
one of problems holding back scaling trends, due to atomic scaling limits of the SiO2 
thickness and excessive gate leakage. An equivalent oxide thickness (EOT) of 1.0 nm has 
been achieved by using hafnium-based high-k gate stacks. This does not only limit the gate 
leakage, but also improves the gate control over the channel. A major benefit of the metal Chapter 4. CMOS device design and characterization 
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gate is the elimination of the poly-Si depletion effect, which causes serious degradation of 
the gate capacitance in scaled device due to limitations in the poly-silicon doping 
concentration. Although controversial, the metal gate is also said to screen the high-k soft 
optical (SO) phonon scattering, therefore limiting the detrimental effect of SO phonons on 
carrier mobility. 
 
Figure 4.11 Intel 45 nm technology CMOS transistors. The left one is nMOS and the other is 
pMOS. Reprinted with permission from Auth et al., “45  nm high-k + metal gate strain-
enhanced transistors,” in Symp. VLSI Tech. Dig., (© 2008 IEEE). 
A process simulation closely reflecting the 45 nm Intel damascene or replacement gate 
process flow was developed. Atomic layer deposition of high-k material is carried out 
instead of gate SiO2 growth in process flow. After S/D salicidation and interlayer dielectric 
(ILD0) deposition, a CMP step is introduced and then remove dummy poly-Si. Relevant 
band edge work function metal is deposited for the n- and p-MOSFETs, then Al is filled 
into gate trenches for low resistance gate [3], and a metal CMP is finally carried out [163].  
4.2.1.2. Stress engineering 
Stress enhancement of carrier mobility as an essential technology booster was first 
introduced by Intel in the 90  nm node while gate oxide thickness and supply voltage 
scaling stagnated. Continued performance improvements were achieved by the use of rich-
Ge epitaxy Si (eSiGe) in etched sources and drains, compressive contact etch stop layers 
(CESL) in p-channel MOSFETs and tensile CESL in n-channel MOSFETs, combined with 
various stress memorization techniques (SMT) – since the scaling limits eSiGe volume and 
stress liner thickness leading to challenges in maintaining strain enhancement levels from 
one generation to the next. Chapter 4. CMOS device design and characterization 
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Stress enhancement has been realized by increasing Ge content of embedded SiGe in Intel 
CMOS technology from 17% in the 90 nm technology and 23% in the 65 nm technology, 
to 30% in the 45 nm technology. The proximity of eSiGe to channel is a key parameter in 
strain enhancement. Closer proximity can ensure an enhancement of carrier mobility. SiGe 
in the Intel pMOSFET has the proximity of around 8 nm while the eSiGe of the Fujitsu 
pMOSFET is located around 16  nm away from the channel. The S/D recess in the 
pMOSFET is usually created after spacer formation, ensuring a high quality SDE. 
Therefore the eSiGe proximity is restricted by the spacer thickness and recess etching facet 
shape. Stress liners for both nMOSFETs and pMOSFETs are limited to a small space in 
minimum contact pitch devices, and reducing the spacer is an efficient way to improve 
space for dual stress liners (DSL) such as an L-shaped spacer [160]. In addition, stress 
memorization techniques such as multiple-stressor technology (MST) are applied in Fujitsu 
CMOS devices. Poly-gate stressor liners are multiplicatively inserted into the process flow; 
deposited, annealed and thereafter removed from process flow such as in the insert of 
offset spacer formation and halo and extension doping, and the insert of S/D implantation 
and S/D salicide which all include thermal processes [162]. The stress is transferred into 
the channel and memorized during the annealing process and lattice repair. Stress 
enhancement benefits from a gate-last process in the high-k + metal gate technology. The 
dummy polySi removal followed by eSiGe S/D formation leads to additional increase in 
the compressive stress by 50% in channel [38].  
4.2.1.3. Other features in 45 nm CMOS technology 
193 nm dry lithography is used by Intel in the 45 nm CMOS technology; however a double 
patterning scheme is adopted in the  printing of critical layers. Using this scheme, first step 
lithography patterning is applied to define parallel continuous lines. Only a series of 
discrete pitches are formed within the minimum pitch that determines the technology 
generation. A second lithography patterning is carried to cut the lines. The separate 
orthogonal patterns ensure a sharp poly line endcap [38].  
Significant improvements were introduced in 193 nm lithography at the 45 nm technology 
level. The numerical aperture (NA) was increased to 1.2 in order to improve resolution by 
adding liquid with refraction index bigger than 1 (such as water of ~1.33) between the 
wafer and optical lithography projection lens. Immersion lithography enables a resolution 
of 40 nm half pitch. Chapter 4. CMOS device design and characterization 
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It is important to have ultra-shallow SDE junctions and low S/D series resistances at 45 nm 
CMOS technology and beyond. Consequently laser annealing (LA) was introduced to 
activate SDE dopants. This ensures low sheet density but shallow SDE junction depth. In 
addition it also promotes the gate capacitance due to high activation of poly-silicon 
dopants. Hence it improves the short channel effect control and enhances the drive current. 
Table 4.4 collects the principal features applied in 45 nm CMOS technology. 
Table 4.4 45 nm CMOS technology features of various foundries. 
Foundry Intel TSMC  IBM  Fujitsu 
Lgate (nm)  35  30  35  35 
Contact pitch 
(nm) 
160 126  140  140 
Gate stack 
(thickness) 
Metal/high-k 
(EOT 1.0nm) 
PolySi/SiON 
(EOT 1.25 nm)
PolySi/SiON 
(1.2nm) 
PolySi/SiON 
(unknown) 
Stress 
enhancement 
eSiGe, CESL, 
SMT, Gate-last
eSiGe, CESL, 
SMT 
eSiGe, CESL, 
SMT 
eSiGe, CESL, 
SMT 
Critical layer 
patterning 
0.92NA/193nm, 
dry litho, double 
patterning 
1.2NA/193nm, 
immersion 
litho 
1.2NA/193nm, 
immersion 
litho 
193nm, 
immersion 
litho 
Innovative 
annealing 
none LA LA  unavailable 
Vdd (V)  1.0  1.0  1.0  1.0 
Ion (mA/µm) @ 
Ioff=100nA/µm 
1.36/1.07 
(nFET/pFET) 
1.2/0.75 
(nFET/pFET) 
1.15/0.785 
(nFET/pFET) 
1.22/0.765 
(nFET/pFET)
 
4.2.2. Simulating  the  45 nm technology CMOS 
In this subsection, we introduce into the 35 nm gate length Toshiba device structure the 
latest features of 45 nm CMOS technology. The aim is to design a contemporary set of 
35 nm gate length CMOS that replicates the leading 45 nm technology device performance. 
The redesign includes minimum pitch dimensions and stressors carefully developed using 
the latest TCAD simulators. The simulated electrical performance is verified against the 
equivalent performance of 45 nm CMOS technology reported by Intel and TSMC [3][161]. 
4.2.2.1. Process simulation 
The Intel 45 nm technology has already allowed the SRAM cell size to be scaled down to 
0.346 µm
2, and the dense SRAM cell area of IBM approaches 0.249µm
2. Therefore in our Chapter 4. CMOS device design and characterization 
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simulations, the physical transistor dimensions are chosen to match requirements of 
minimum contact pitch of 45 nm CMOS technology. The contacted gate pitch is selected 
to be 160  nm, which is identical to the Intel process. The simulated devices include 
complete Source/Drain regions and as a result the lateral dimension of the simulation 
domain is 200 nm. The physical gate length in 45 nm node is kept the same as in the 65 nm 
technology by the majority of foundries, and therefore a typical value of 35 nm is used. 
Poly-silicon gate and nitrided oxide insulator are still maintained in simulations 
considering that the majority of foundries have not yet introduced high-k/metal gate. EOT 
is chosen to be 1.0 nm corresponding to 1.4 nm SiON thickness. As mentioned above, the 
poly-silicon thickness is a factor affecting polysilicon depletion. Reducing thickness can 
increase the doping concentration near the interface and decrease the poly-silicon depletion 
effect. The risk of boron penetration in ultra-thin poly-silicon can be effectively suppressed 
by nitrogen in the gate oxide. The introduced realistic thickness of poly-silicon used in 
simulations is approximately 60  nm. Values of the gate to S/D contact distance of 
30~37 nm are selected with reference to realistic choices made by foundries.  
The doping profile is essentially transferred from the Toshiba device calibration. Process 
steps follow those of the Toshiba devices. They include well and retrograde implantation 
doping, gate patterning, SDE low energy implantation and halo implantation followed by 
low thermal budget and silicon nitride spacer formation, and finally S/D formation. An 
introduction of stressors is made in process flow. In p-channel MOSFETs, source/drain 
silicon is etched and Ge-rich epitaxy is performed in the recessed regions. The compressive 
stress is released into channel after the following thermal processing. After source/drain 
formation, and selective stressed contact etch stop layer is deposited over the transistor, 
introducing tensile stress in n-channel and compressive stress in p-channel MOSFETs. The 
process flow is demonstrated in Figure 4.12, with the stress engineering steps highlighted 
in red.  
 
Figure 4.12 Process flow in simulations of 45 nm CMOS technology Chapter 4. CMOS device design and characterization 
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Continued scaling exacerbates the short channel effect. Halo doping is used not only to 
effectively suppress SCE, but as a result of the doping diffusion towards channel to adjust 
the threshold voltage, compensating the threshold voltage decrease due to the improved 
poly depletion performance of the redesigned devices. The retrograde doping is maintained 
exactly as for the calibrated transistors. Spike RTA is applied following SDE/halo doping 
implantations, which activates dopants and reduces diffusion. Laser annealing is applied 
with a one millisecond exposure as a final activation step for S/D doping to repair 
implantation damage and to activate dopants with negligible diffusion. 
Stress engineering is introduced at the TCAD simulation level. The first introduction of a 
stressed contact etch stop layer and SiGe source/drain in the 90 nm technology node results 
in a 10% increase in drive current for nMOS, and 25% for pMOS. This was achieved using 
an approximately 75 nm thick highly tensile nitride cap layer stressed to 20G dynes/cm
2 
(=2.0G Pascal) [37]. Moderately thick 30  nm cap layers stressed to 2G Pascal are 
introduced in our simulations and Ge content in eSiGe is selected to be 30%. The Si recess 
etching is Σ-shaped ensuring SiGe stressor proximity to the channel. The proximity to the 
channel is chosen to be 12.5 nm and the Si recess depth is 75 nm, matching that of Intel 
45 nm technology pMOSFET. The final structure of the simulated 35 nm gate length n-
channel and p-channel MOSFETs are illustrated in Figure 4.16 and Figure 4.17 
respectively. The SiGe expitaxy includes in-situ p-type doping, and p-type dopants of 
source/drain diffuse laterally towards channel and vertically towards deep substrate, 
extruding the S/D regions laterally and weakening the SCE control. 
4.2.2.2. Electrical characteristics of the redesigned 35 nm MOSFETs 
At a supply voltage of 1.0 V, on-currents of mass production high performance 45 nm 
technology transistors are presently above 1.2  mA/µm. Therefore in the following 
simulations the supply voltage was selected to be 1.0 V. In the electrical device simulation 
the drift-diffusion approach is used, including self-consistent solutions of Poisson equation 
and current continuity equations. The quantum effects are included through density 
gradient quantum corrections. The mobility models take into account impurity scattering, 
surface acoustic phonon and surface roughness scattering, and high field mobility 
dependence. The stress enhancement is separately included via a piezo-resistance mobility 
model for moderately strained n-MOSFETs and band deformation model for highly 
strained p-MOSFETs. Chapter 4. CMOS device design and characterization 
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The nMOSFET and pMOSFET drive currents obtained by simulation at Vdd = 1 V  are 
found to be 1275 µA/µm and 551 µA/µm for the n- and p-MOSFETs respectively, with 
off-currents of around 100 nA/µm. The unloaded RC delay is within 2 ps. The n-channel 
MOSFET performance is illustrated in Figure 4.13, including the Id-Vg and the Id-Vd 
characteristics. The sub-threshold slope is 88 mV/dec. The SCE are also well controlled by 
halo doping, resulting in a DIBL of 94 mV/V. The equivalent p-MOSFET characteristics 
are illustrated in Figure 4.14. The SS of the p-MOSFET is 90 mV/dec. The short channel 
effect control is not as good as that if the n-MOSFET, due to the SiGe stressor proximate 
to the channel, yielding a DIBL of 115 mV/V. 
 
Figure 4.13 High/low drain voltage Id-Vg characteristics and Id-Vd characteristics of 
redesigned 35 nm gate length n-MOSFET. 
 
Figure 4.14 High/low drain voltage Id-Vg characteristics and Id-Vd characteristics of 
redesigned 35 nm gate length p-MOSFET. 
In our simulation, a 20.8% enhancement of the drive current for nMOSFETs, and 14.6% 
enhancement of the drive current for pMOSFETs, are obtained due to careful stress 
engineering. The investigations show that the thickness of the stress liners, the stress in the 
stress liners and the spacer thickness are all critical parameters determining cap layer 
induced stress. In addition, the proximity and Ge content of the stressor SiGe in the source 
and drain are critically important. Corresponding negative effects should also be Chapter 4. CMOS device design and characterization 
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considered. For example, closer stressor proximity increases SCE. In addition, the stressor 
space limits the minimum MOSFET contact pitch.  
4.3. Scaled CMOS development 
The redesigned 35  nm gate length MOSFETs, corresponding to the 45  nm CMOS 
technology, will be used in the following chapters to study specific statistical variability 
and statistical reliability issues. It is also the starting point for the design of a set of scaled 
devices with 25 nm, 18 nm and 13 nm physical gate lengths in this chapter. 
4.3.1.  CMOS scaling design 
Scaling down of conventional bulk MOSFETs is still the driving force of CMOS 
technology. The 2008 update of the International Technology Roadmap for 
Semiconductors (ITRS) extended the ‘lifetime’ of conventional bulk MOSFETs to the 
implementations of 14 nm gate length devices expected to be in production around the year 
2016. Therefore it is important to obtain predictive information about the behaviour of 
future generations of MOSFETs, and a viable strategy to do this is to scale down the 
current 45 nm technology CMOS, choosing reasonable scenarios. 
The application of the generalized scaling principles mentioned in previous chapter is now 
limited by short channel effect and diminishing return in terms of device performance. 
However, the generalized scaling rule is adopted as the major guideline which sets the 
requirements for performance figures of merit, such as the drive-current/off-current ratio 
and electrostatic integrity. To continue Moore’s law scaling, the MOSFET size should be 
scaled accordingly. The lateral dimension scaling scenarios ensure a corresponding SRAM 
cell size reduction. In simulations, the gate length, the gate width, contact pitch and the 
stress liner thickness follow the same scaling trend, as indicated in Table 4.5. However, in 
reality, the cap layer, for example, may not scale to the same proportions due to the need 
for drive current enhancement. The EOT plays a key role in determining key figures of 
merit such as threshold voltage, SS, DIBL and drive current. However EOT scaling has to 
take other limiting factors into account. One of such considerations is gate direct tunnelling 
leakage, which dramatically increases the overall leakage, overtaking the sub-threshold 
leakage in SiON devices below 2.0  nm thickness. Thus the EOT for scaled device is 
selected partially by realistic considerations, partially with a reference to the ITRS 
following the scaling details in Chapter 2. Similar considerations guide the supply voltage 
scaling. The supply voltage scaling slows down because the threshold voltage scaling has Chapter 4. CMOS device design and characterization 
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in fact almost stopped in ultra-small MOSFETs, but mainly due to the ever increasing 
variability. 
Table 4.5 Simulation specifications for scaled CMOS 
Lgate  (nm)  35 25 18 13 
EOT  (nm)  1.0 0.9 0.7 0.5 
Stress liner thickness (nm)  30  22  15  11 
Lateral length (nm)  200  130  100  70 
Vdd  (V)  1.0 1.0 1.0 0.9 
 
 
Figure 4.15 Doping concentration scaling of n-MOSFETs 
The doping concentration has to be increased in scaled devices to suppress SCE. The 
scaling factor of the doping concentration is around 1.6~1.8; a requirement to appropriately 
control the sub-threshold slope and DIBL. A retrograde channel doping design is used in 
the scaled devices and the retrograde depth is scaled in the same proportion as the device 
dimension. SDE doping increases, but not in the cases of high-k/metal gate MOSFETs. 
SDE junction depth is reduced by decreasing the energy of implantation and lowering the 
thermal budget through steeper spike RTA and LA. The final doping profiles for the scaled 
devices are shown in Figure 4.15 in the case of n-MOSFETs. 
The scaling of the complementary MOSFETs follows a similar scenario. The outcome of 
the scaling is illustrated in Figure 4.16 for n-channel MOSFETs and in Figure 4.17 for p-Chapter 4. CMOS device design and characterization 
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channel MOSFETs respectively. The scaling not only reduces the dimension vertically and 
laterally, but also achieves the desirable doping features such as retrograde doping and halo 
doping. The stress in the CESL layer is maintained at 2.0 G Pascal in scaled devices, and 
the Ge content is maintained at 30%, however the stressor dimensions are proportionally 
scaled including the stress liner thickness and SiGe recess aspect.  
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Figure 4.16 The n-channel MOSFET structures and doping profiles respectively with 35, 25, 
18 and 13 nm physical gate length. 
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Figure 4.17 The p-channel MOSFET structures and doping profiles respectively with 35, 25, 
18 and 13 nm physical gate length. 
4.3.2. Scaled  CMOS characterization 
This subsection describes in detail the scaling of the complementary MOSFETs including 
the proper process flow and the simulated electrical characteristics. Chapter 4. CMOS device design and characterization 
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4.3.2.1. 25 nm gate length CMOS  
First we start with the poly-Si/SiON gate version of the 25 nm gate length CMOS based on 
the scaling of the redesigned 35 nm gate length CMOS devices from the previous section. 
It is extremely challenging to simultaneously achieve good SCE control and high 
performance due to the following reasons: Firstly the electrical EOT scaling has practically 
halted due to deteriorating poly-silicon depletion effect with the increase of channel doping; 
secondly, benefit from stress enhancement in the high-k/metal gate replacement process is 
unavailable. However, a successful process design has been achieved through careful 
doping design, including super-halo, and due to aggressive stress engineering. The halo 
implantation dose is 3.6-9.6×10
13 cm
-2 and the implantation energy is 15-25 keV.  
 
Figure 4.18 High/low drain voltage Id-Vg characteristics and Id-Vd characteristics of poly-
silicon 25 nm gate length n-channel MOSFET. 
 
Figure 4.19 High/low drain voltage Id-Vg characteristics and Id-Vd characteristics of poly-
silicon 25 nm gate length p-channel MOSFET. 
The electrical characteristics of the 25 nm n- and p-channel MOSFETs are illustrated in 
Figure 4.18 and Figure 4.19 respectively. High drive currents of 1370  µA/µm and 
559 µA/µm in the n- and p-channel cases respectively are achieved at around 100 nA/µm 
off-current. The sub-threshold slopes (SS) are 93 mV/dec and 100 mV/dec respectively, Chapter 4. CMOS device design and characterization 
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while DIBL values are 115 mV/V and 147 mV/V respectively for the n- and p-channel 
transistors. The exacerbated SCE of the pMOSFET is a combined result of weakened gate 
control and the S/D proximity of the SiGe stressor. A high-k/metal gate version of the 
25 nm p-MOSFET, with significant reduction of SCE by the improved gate control, yields 
99 mV/V DIBL. 
4.3.2.2. 18 nm gate length CMOS 
High-k/metal gate is introduced in the 18  nm gate length CMOS devices. A high-k 
dielectric of 1.0 nm thick HfO2, which has relative dielectric constant 20 in the simulations, 
is deposited on the top of an 0.5 nm interfacial oxide layer. A conduction band edge metal 
is deposited on the top of high-k dielectric in the n-MOSFET regions. A gate-last process 
is applied to p-MOSFET regions with the original metal removed, and substituted by 
valence band edge metal deposited for the p-MOSFETs. Spike RTA is ramped to 900°C 
for 4 s for SDE/halo activation, followed by a 0.7 ms LA applied to S/D doping activation. 
The poly-silicon depletion effect is eliminated, improving SCE and aiding the doping 
design. Retrograde channel doping is continuously formed and super-halo doping is 
implanted with dose 4-12×10
13 cm
-2 and energy 10.5-18  keV. The final structure and 
doping concentration of the 18 nm transistors are illustrated in Figure 4.16 and Figure 4.17 
respectively for n- and p-MOSFETs. 
The I-V characteristics of the complementary 18 nm transistors are shown in Figure 4.20 
and Figure 4.21. High performance is achieved for high-k/metal gate 18 nm gate length 
MOSFETs. The drive current is 1755 µA/µm at an off-current of 75 nA/µm for the n-
MOSFET and 1268 µA/µm at an off-current of 95 nA/µm for the p-MOSFET. pMOSFET 
drive current is particularly enhanced by the combined effect of metal gate and the gate-
last stress enhancement. The SS for nMOSFETs and pMOSFETs is 87  mV/dec and 
91 mV/dec respectively, better than in previous generation polysilicon/SiON gate devices. 
In addition, DIBL is also improved compared to the 25 nm MOSFETs, with DIBL values 
of 65 mV/V and 123 mV/V respectively.  Chapter 4. CMOS device design and characterization 
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Figure 4.20 High/low drain voltage Id-Vg characteristics and Id-Vd characteristics of high-
k/metal gate 18 nm gate length n-channel MOSFET. 
 
Figure 4.21 High/low drain voltage Id-Vg characteristics and Id-Vd characteristics of high-
k/metal gate 18 nm gate length p-channel MOSFET. 
4.3.2.3. 13 nm gate length CMOS 
The ultra-short, 13 nm physical gate length CMOS devices are designed featuring high-
k/metal gates, optimal stress, spike RTA/LA annealing and carefully crafted doping 
profiles. HfO2/IL oxide gate dielectric (HfO2 has relative dielectric constant 20) and dual 
band edge metal gates are utilized. The final structure and doping profiles of the 13 nm 
gate length MOSFETs are illustrated in Figure 4.16 and Figure 4.17. Retrograde channel 
doping and halo doping are implanted. Ultra-shallow SDE junctions are formed by an 
extremely low implantation energy of 0.35~0.4 keV, followed by a spike RTA ramped to 
900°C over 2 s. The LA is applied for only 0.5 ms.  
The electrical characteristics of the 13 nm gate length transistors are presented in Figure 
4.22 and Figure 4.23. The supply voltage is scaled to 0.9V and the Vth at drain current 
1×10
-5A/µm for nMOS and pMOS devices is 185 mV and 186 mV respectively. Drive 
currents of 1782  µA/µm at an off-current of 65  nA/µm has been achieved for the 
nMOSFET and 1298  µA/µm for the pMOSFET. The SS values are 91  mV/dec and Chapter 4. CMOS device design and characterization 
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90 mV/dec respectively. The SCE is well controlled yielding DIBL values of 64 mV/V and 
120 mV/V for the two devices. 
 
Figure 4.22 High/low drain voltage Id-Vg characteristics and Id-Vd characteristics of high-
k/metal gate 13 nm gate length n-channel MOSFET. 
 
Figure 4.23 High/low drain voltage Id-Vg characteristics and Id-Vd characteristics of high-
k/metal gate 13 nm gate length p-channel MOSFET. 
4.4. Strain scaling 
4.4.1. Gate-last  benefit 
It has been reported that the metal gate gate-last process, which removes the rigid poly-
silicon gate after S/D formation and before the deposition of the high-k/metal gate stack, 
further increases channel strain and carrier mobility [164][165][166]. However, there are 
no systematic studies that differentiate the various aspects of the metal gate related 
performance enhancement and consider its behaviour with further scaling. Chapter 4. CMOS device design and characterization 
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Figure 4.24 Simulation structures and doping profiles of both poly-silicon gate (left) and 
high-k/metal gate (right) 25 nm gate length pMOSFETs. 
The 25 nm gate length p-MOSFET is selected as the test device. To highlight the benefit of 
the high-k/metal gate gate-last process, two p-MOSFETs are simulated (Figure 4.24): (i) 
the first is poly gate device fabricated using traditional flow; (ii) for the second device the 
poly-silicon gate and the gate oxide are removed after S/D formation and high-k gate 
dielectric is deposited over a grown thin oxide, followed by the deposition of a metal gate. 
Figure 4.25 illustrates the stress distribution in the two simulated devices. The main 
difference between the two devices is in the channel regions. The gate-last process 
increases the compressive stress from -1.28  GPa in the poly-silicon gate transistor 
to -2.81 GPa in the metal gate transistor.  
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Figure 4.25 The comparison of channel direction normal stress distribution over the control 
poly-silicon gate device and the high-k/metal replacement gate device. 
To explore the strain enhancement mechanism, ‘measurements’ of strain/stress just before 
poly-silicon gate removal and after high-k/metal gate formation in the same device are Chapter 4. CMOS device design and characterization 
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taken and the results are shown in Figure 4.26. Due to the removal of the rigid poly gate, 
more strain is introduced in the channel region, changing the stress transfer path and 
achieving strain crowding into a shallow region in the channel. Because the deposited 
high-k/metal conforms to the available space without inserting significant stress of its own, 
the increased stress is memorized by the channel. This is confirmed by the almost zero 
strain/stress in the high-k/metal gate after the deposition process, and sharp strain peak at 
the gate edge in the gate-last process device illustrated in Figure 4.26. 
 
Figure 4.26 Channel direction normal strain/stress is compared between before poly gate 
removal and after the formation of high-k/metal gate. 
The high-k/metal gate gate-last process significantly improves transistor performance. The 
dependence of the drain-current vs. gate-voltage (Id-Vg) at high drain voltage is illustrated 
in Figure 4.27 in comparison to the control poly-gate transistor. A 65% increase in drive 
current is achieved for the same level of leakage current. The sub-threshold slope is also 
improved from 99 mV/dec to 89 mV/dec. From the Id-Vd curves in the insert of Figure 4.27, 
it is clear that significant increase in the current is achieved in both the linear region and in 
the saturation region both contributing to higher switching speed [168]. Chapter 4. CMOS device design and characterization 
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Figure 4.27 Id-Vg and Id-Vd electrical characteristics curves simulated for gate-first and 
gate-last processed devices. 
Table 4.6 The relationship between on-currents of strained/unstrained gate-first/gate-last 
devices. 
Ion [µA/µm]  Gate-first,                 
poly-silicon gate 
Gate-last,                  
high-k metal gate 
Enhancement 
Unstrained 496.8  745.8  1.5012 
Strained 558.7  922.6  1.6513 
Enhancement 1.125  1.237  1.10 
NB: Gate-first poly strained Ioff = 103 nA/µm; Gate-last high-k/metal strained Ioff = 97 nA/µm. 
Since the models used in the DD simulation do not reflect the impact of the metal gate on 
the high-k related SO phonons, the main improvement in the simulated device performance 
comes from the hole mobility enhancement due to increased stress, and from the decrease 
of the electrical EOT associated with the metal gate. In order to differentiate their 
contributions, device simulations which do not account for the impact of the process 
induced strain on mobility are also performed for both the poly-gate and the gate-last 
devices. Table 4.6 compares the results. 
It is clear that the electrical EOT reduction in the high-k/metal gate case results in an 
approximately 50% performance increase compared to the performance of the unstrained 
devices. Considering that the difference of gate over-drive voltages of the poly and metal 
gate devices is approximately 20 mV, this performance increase is almost entirely related 
to an increase of the inversion capacitance. When strain is considered in the simulations, Chapter 4. CMOS device design and characterization 
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the drive current enhancement associated with the gate-last process increases to more than 
65%. The drive current is given by 
  di n v I QW v = ×× . (4.3) 
Where Qinv is the inversion charge per unit area at the source end of the channel, W is the 
channel width, and v is the corresponding carrier velocity. Therefore, the additional strain 
related increase in device performance in the gate-last transistor is associated with a more 
than 10% increase in the average carrier velocity at the source end of the channel. 
A major advantage of the gate-last process is the additional strain and mobility 
enhancement available, compared to the poly-silicon case. It is essential to explore how 
this strain enhancement depends on stressor design. The Si1-xGex stressor design 
parameters explored in this study include the proximity of the stressor to the channel and 
the germanium content, x, in the Si1-xGex. 
The impact of the stressor proximity is illustrated in Figure 4.28 and shows that the 
closeness of the stressor to the channel not only increases the strain/stress in both the poly-
silicon and the metal gate cases but also results in a stronger enhancement from the gate-
last process technique. A closer stressor focuses more effectively the strain/stress into the 
channel, particularly in the absence of a rigid polysilicon gate. This is facilitated by the 
sharpening of the intrusion point of the Σ-like eSiGe. Increasing the Ge content of the 
eSiGe stressor increases the strain/stress as illustrated in Figure 4.29. However the gate-last 
related enhancement saturates at approximately 30% Ge content. This is probably related 
to the fact that at high Ge contents the stress is large enough to overcome poly-silicon 
rigidity and the extra gain from poly-silicon removal is therefore reduced. 
 
Figure 4.28 Stressor proximity dependency at Ge 30%. The closer the stressor, the bigger 
strain/stress, and the more enhancement from the gate-last process. Chapter 4. CMOS device design and characterization 
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Figure 4.29 Ge content dependency at stressor proximity length 8.5  nm. The more Ge 
content, the bigger the strain/stress. Gate-last strain enhancement at first increases then 
saturates with increase of Ge content. 
High performance has been achieved in the TCAD design of 25 nm gate length high-
k/metal gate pMOSFETs employing the gate-last strain enhancement technique. The main 
advantage of the metal gate is a drastic reduction in electrical EOT, resulting in an almost 
50% improvement in drive current. The strain enhancement of the gate-last process adds 
another 10% to the performance enhancement. The gate-last associated strain improvement 
will increase with further scaling of stressor proximity to channel but saturates with 
increasing Ge fraction in the stressor. 
4.4.2. Scaling  of  strain  enhancement 
Strain fortification of drive current is a well-known fact in modern CMOS devices. The 
enhancement magnitude, however, is limited by the available space for stressors. Due to 
the reduction of gate gap in minimum pitch CMOS, the stress liner thickness and SiGe 
volume is limited. Too thick a stress liner will not increase stress any more [167], and SCE 
also affects the proximity of SiGe to channel. The enhancement of drive current for each 
device is listed in Table 4.7. Stressors in our simulations increase the carrier mobility and 
as a consequence enhance the on-current from 12.5% to 35.5%. Generally the strain 
enhancement decreases with device scaling due to stress liner thickness reduction and SiGe 
volume decrease. 
Table 4.7 Strain enhancement of Id,sat in both NMOS and PMOS. 
Gate  length  [nm]  35 25 18 13 
Idsat enhancement, NMOS  20.8%  35.5%  13.9%  11.5% 
Idsat enhancement, PMOS  14.6%  12.5%  23.5%  21.9% 
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4.5. Scaling summary 
The increase of gate capacitance with scaling leads to the stronger control of the gate over 
the channel carriers, increasing the transconductance. This is illustrated in the Figure 4.30. 
The transconductance of nMOSFETs extracted at on-state smoothly increases with the 
reduction of gate length. The linear relationship reflects the inverse proportion of gm to the 
gate oxide thickness. However in the pMOSFETs, the transconductance has a sharp 
increase at 18 nm gate length devices. The high-k/metal replacement gate process not only 
eliminates the poly depletion effect, improving the gate capacitance, but also increases the 
carrier mobility due to additional stress delivered in the gate-last technique.  
(a) (b) 
Figure 4.30 Transconductance trend (a) and effective drive current trend (b) with scaled 
MOSFETs. 
The drive current is the key performance indicator for digital applications. High drive 
current leads to high switching speed in circuits.  load dd dsat CVI  is the performance metric 
characterizing the circuit speed. However, other current criteria have been proposed to 
accurately represent circuit switching characteristics in terms of device characteristics 
instead of saturation on-current [168][169][170][171]. Na et al., for example, averages the 
switching current trajectory by integration in terms of inverter 50% to 50% delay, and 
proposes a simple form of effective drive current  
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Where ( , / 2) Hd s g sd d d sd d II VV VV ===, and  ( / 2, ) Ld s g sd d d sd d I IV V V V = == . 
A positive trend in the effective drive current scaling is obtained from simulations, as 
demonstrated in Figure 4.30 (b). For example, the effective drive current of the 35 nm 
nMOSFETs is 731 µA/µm. One way to promote effective current is to increase both IH and Chapter 4. CMOS device design and characterization 
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IL by decreasing threshold voltage, but this will result in large leakage current. Another 
way is to increase IL by increasing transconductance. Owing to the high-k/metal gate 
introduction, effective current is significantly improved through increase of IH and IL, both 
benefiting from gate capacitance increase.  
In summary, a full set of scaled CMOS devices has been designed, starting from the 
calibrated, and then the improved 35 nm MOSFET devices, and adopting realistic physical 
scaling scenarios. The simulated 45 nm technology MOSFETs have achieved performance 
equivalent to that of industry leading technologies. The scaled devices, with careful and 
realistic process design, have also achieved the performance prescribed by the ITRS. The 
scaling behaviour of key performance indicators have been reported as meeting the 
requirements of future CMOS technology generations. 
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Chapter V 
5. Scaling study of statistical variability 
Although parameter fluctuations of MOSFETs due to process variation is not a new topic, 
due to the drastic scaling of device dimensions localised within-die variability is becoming 
dominant. The introduction of counter-measures (such as layout regularity) has been used 
to some extent mitigate the layout and strain induced variability [172][173]. However, the 
statistical variability due to the discreteness of charge and granularity of matter cannot be 
overcome by layout regularity and improved processing steps. The statistical variability 
already affects the yield of contemporary SRAM intensive CMOS circuits and systems and 
the problems will increase in future technology generations [174]. The MOSFET statistical 
variability due to sources including random discrete dopants (RDD), line edge roughness 
(LER) and poly-silicon granularity (PSG) has been carefully investigated via extensive 
numerical simulations [124][125]. In this chapter, a comprehensive simulation study of the 
statistical variability of the scaled bulk MOSFETs from Chapter 4 has been carried out 
using the Glasgow 3D ‘atomistic’ simulator. 
5.1. Simulation methodology 
The design and scaling of the set of bulk MOSFETs using the Synopsys TCAD suite has 
been presented in Chapter 4. The output from the TCAD process simulation including the 
mesh, material properties, doping profiles and other data, can be imported into the 
Glasgow ‘atomistic’ simulator to carry out the variability simulations. To allow the data 
transfer, the output from the process simulator must first be pre-processed, inactive regions 
are trimmed from the output, and generated doping profiles are re-assigned to a rectilinear 
simulation mesh used for device simulation. Secondly, the ‘atomistic’ device simulator is 
carefully calibrated in respect of the electrical Id-Vg and Id-Vd characteristics produced by 
the Sentaurus device simulator. This extraction and calibration results in a nominal device 
with characteristics matching those obtained from the TCAD simulation. 
The continuously doped nominal device can be used to create ensembles of devices 
containing statistical variability sources such as RDD, LER and PSG. The transistor Chapter 5. Scaling study of statistical variability 
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samples used in the statistical simulation are macroscopically identical but microscopically 
different. RDD are the most important source of statistical variability in nano-scale bulk 
MOSFETs. LER induced gate length variation is always present due to the molecular 
nature of the resist used in patterning the gate. It is remarkably difficult to reduce LER 
beyond the 65 nm technology generation. Fermi-level pinning at the poly-silicon grain 
boundaries leads to variations in devices with poly-silicon gates. The details of modelling 
RDD, LER and PSG are formulated in Chapter 3. 
In this simulation study of statistical variability, LER is modelled using an rms magnitude 
of ∆ = 1.33 nm and a correlation length of Λ = 30 nm. An average grain size of 40 nm is 
used to model PSG, assuming Fermi level pinning of 0.3 eV at below the conduction band 
edge. Due to the lack of donor-type traps along the poly-silicon grain boundaries in p-
MOSFETs [157], the simulation of p-MOSFETs excludes PSG. The generation of RDD is 
based on the continuous doping profile using a rejection technique. 
 
Figure 5.1 Statistical variability sources from random discrete dopants, line edge roughness 
and poly-Si granularity in a 35×35 nm
2 physical gate area n-MOSFET [125]. 
Each of the simulated sources of statistical variability illustrated in Figure 5.1 has a 
different impact on the operation of a MOSFET. Variations in the characteristics of n-
channel MOSFETs due to RDD are caused by ionized acceptors in the channel, creating 
current percolation paths which determine the threshold voltage, and allowing some of 
devices to turn on earlier. LER alters the lateral doping profile and the metallurgical 
channel length fluctuates accordingly, resulting in current density variation along the 
channel width. Fermi level pinning along the crystalline boundaries of the poly-silicon gate 
results in localized changes in the threshold voltage. The magnitude of the corresponding 
threshold voltage variation depends on the size and the orientation of the grains. In nano-
scale MOSFETs all of these sources of variability act in concert. To understand the overall 
effect of RDD, LER and PSG on device operation it is necessary to simulate an ensemble Chapter 5. Scaling study of statistical variability 
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of microscopically different transistors in order to obtain a evaluation of statistical 
distributions of key parameters. The validity of this approach to the simulation of statistical 
variability has been proved via comparisons of statistical simulations and measurements 
[175][157]. 
5.2. Statistical variability of 35 nm poly-gate MOSFETs 
As described in Chapter 4, the 35 nm gate length CMOS transistor has been carefully 
designed using extensive TCAD simulations to achieve high performance similar to 
performance of contemporary 45 nm CMOS technology transistors introduced by Intel and 
TSMC. However, no systematic comprehensive simulations of statistical variability of 
contemporary 45  nm CMOS transistors in mass production have been published. This 
chapter presents a comprehensive simulation study of statistical variability in 35  nm, 
25 nm and 18 nm gate length MOSFETs. To study the intrinsic parameter variation in the 
35 nm gate length device an ensemble of 200 microscopically different MOSFETs are 
simulated including statistical variability introduced by RDD, LER for both n-channel and 
p-channel MOSFETs and also PSG for n-MOSFETs. 
The results of this simulation are illustrated in Figure 5.2 and Figure 5.3 showing drain 
current vs. gate voltage (Id-Vg) electrical transfer characteristics of 200 microscopically 
different devices, plotted together with the characteristics of a continuously doped 
transistor. These devices have been simulated at a high drain voltage of 1.0 V and low 
drain voltage of 0.05 V for both n-/p-MOSFETs. The distribution of Id-Vg traces around the 
nominal current shows the dramatic impact of the statistical variability sources. It can be 
observed that the variation of the leakage current covers more than two orders of 
magnitude. This wide range of variation could have a significant impact on the leakage 
power lost in corresponding circuit and system. Threshold voltage variation as explicit as 
current variation leads to the matching problem particularly in SRAM application. Chapter 5. Scaling study of statistical variability 
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Figure 5.2 Id-Vg characteristics for 35 nm gate length n-channel MOSFETs subject to RDD, 
LER and PSG induced statistical variability. 
 
Figure 5.3 Id-Vg characteristics for 35 nm gate length p-channel MOSFETs subject to RDD 
and LER statistical variability. 
Next we discuss the detailed statistics of important MOSFET parameters such as threshold 
voltage, DIBL and sub-threshold slope. The threshold voltage is extracted from the Id-Vg 
characteristics using a current criterion. The threshold current in Amperes is typically 
defined by: 
 
7 ~4 1 0 d
W
I
L
− = ×× , (5.1) 
where W and L are the channel width and channel length both in microns. For the high 
performance transistors studied here, due to increased leakage current, the threshold Chapter 5. Scaling study of statistical variability 
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current is altered to the current in the uniform device at Vgs = 0.2 V when Vds = 1.0 V. For a 
square 35  nm gate length transistor, the threshold currents are 1.43×10
-5 A/µm and 
1.25×10
-5 A/µm for n-MOSFETs and p-MOSFETs respectively. 
Histograms of distributions of the threshold voltage (Vth), the off-current (Ioff) and drive 
current (Ion) due to combined sources of fluctuations are shown in Figure 5.4 for the n- and 
p-MOSFETs respectively. The threshold voltage standard deviation (σVth) is 45.2mV and 
the mean value is 0.220V for nMOSFETs including the impact of RDD, LER and PSG. 
The 6σ value of threshold is approximately 0.27V implying a wide range of threshold 
voltages which will lead to problems in power management, switching times and timing 
closure. For the p-channel transistors, the variability sources exclude PSG, yielding 
threshold voltage standard deviation of 44.2mV and an average of -0.206V. It can be noted 
that the average threshold voltage of the n-channel MOSFETs is larger than that of p-
MOSFETs, due to poly-silicon Fermi pinning and the associated threshold voltage shift.  
The distribution of the off-current shown in Figure 5.4 determines the standby power and 
the increase of the worst-case leakage is the largest concern associated with off-current 
variation. One standard deviation of log(Ioff) is around 0.53~0.54 for 35 nm gate length 
MOSFETs which is ~3.4 times of average Ioff.  
The drive current variation in Figure 1.4 has a standard deviation σIon of 97.3µA/µm for 
the n-channel MOSFET and 43.4µA/µm for the p-channel MOSFET. One standard 
deviation corresponds to 8.5% and 8.2% of average drive currents respectively. The 
approximations inherent to the Drift-Diffusion approach used in these simulations do not 
allow the accurate capturing of transport variation effects and therefore underestimates the 
actual variations in drive current. Comprehensive Monte Carlo simulations are required to 
obtain a true magnitude of on-current variation [176]. 
However even this underestimated variation in on-current it will create issues in driving 
the next stage circuit leading to timing variations. It is noticeable that the average drive 
currents are lower than nominal values. The reason for this is the artificial trapping of 
carriers in potential wells associated with ionized dopants in the source/drain which 
increases the access resistances [33].  
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35 nm gate length n-channel MOSFET  35 nm gate length p-channel MOSFET 
 
Figure 5.4 Histograms of intrinsic parameter fluctuation for 35 nm poly-gate MOSFETs. 
Figure 5.5 illustrates the impact of the variability sources on the sub-threshold slope 
distribution. The average sub-threshold slope is 88mV/dec and 90mV/dec for n-/p-
MOSFETs respectively. Under the thermal limit at T=300K, the major part of the 
distribution spreads to the right side, resulting in an elongated tail on the right side. The 
short-channel effects are also influenced by the variability sources, and this is 
demonstrated by the DIBL variations in Figure 5.5. The average DIBL is 95.5mV/1V and 
124.8mV/1V for nMOS and pMOS respectively while the standard deviations are both 
around 15mV/1V. The variations in the drain induced barrier lowering are introduced by Chapter 5. Scaling study of statistical variability 
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both random dopant variation close to drain affecting the drain field penetration in the 
channel end and also by the gate LER. 
35 nm gate length n-channel MOSFET  35 nm gate length p-channel MOSFET 
Figure 5.5 Histograms of sub-threshold slope and DIBL in 35 nm poly-gate MOSFETs. 
The scatter plots of the statistical variability of the figures of merit for the 35  nm 
MOSFETs are presented in Table 5.1. Subject to statistical variability, the device 
parameters scatter over a certain range around the design point. As expected, there is a 
strong linear correlation between Vth, Ioff and Ion, which are the three most important device 
parameters in determining the I-V characteristic of the individual transistors, all determined 
by the random dopant distribution near the source of the transistor. The Ion/Ioff ratio 
apparently varies from device to device. A strong correlation exists between SS and Vth, Ioff 
and Ion. The DIBL which is mainly determined by the random dopant distributions near the 
drain is less correlated to the rest of the parameters. Such scatter plots illustrate the 
influence of statistical variability on the figures of merit, and provides the benchmarking 
references for statistical compact models (SCM) [177]. 
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Table 5.1 Scatter plots between figures of merit in 35 nm physical gate length MOSFETs, 
down-left: nMOSFET, up-right: pMOSFET. 
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5.3. Statistical variability of 25 nm poly-gate MOSFETs 
Although metal gate stacks have been introduced by Intel in the 45  nm technology 
generation, the rest of the semiconductor players still use poly-gate technology in the 
45 nm CMOS technology generation. Therefore, the evaluation of statistical variability in 
scaled poly-gate MOSFETs for the next generation technology nodes is still useful. As a 
result, the variability of a 25 nm physical gate length MOSFET is investigated in this 
section. The procedures are similar to that already followed for the 35 nm gate length 
MOSFET. The considered sources of variability are RDD, LER and PSG for the n-
MOSFET, and RDD and LER for the p-MOSFET. An ensemble of 200 sample devices is 
simulated for each transistor type. 
Figure 5.6 clearly shows the wide distribution of Id-Vg characteristics of the 25  nm n-
MOSFETs under the influence of statistical variability. The variation in leakage current 
has spanned over 4 orders of magnitude and could probably lead to malfunctioning of logic 
gates in large chips and to overall reduction in yield. Larger threshold voltage fluctuations 
compared to those found in the 35 nm device can be deduced from the semi-log scale Id-Vg 
transfer characteristics. A similar spread can be observed in the characteristics of the 
25 nm p-MOSFETs illustrated in Figure 5.7. This means that the performance of 25 nm Chapter 5. Scaling study of statistical variability 
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poly-silicon gate CMOS will be seriously impaired by increased statistical variability, 
giving a warning for next generation CMOS technology design. Improving short-channel 
effect and gate capacitance, and reducing the variability will be the driving force for 
switching to metal gate stacks in the following technology generations. 
 
Figure 5.6 Id-Vg characteristics for 25 nm gate length poly-gate n-channel MOSFETs subject 
to RDD, LER and PSG statistical variability. 
 
Figure 5.7 Id-Vg characteristics for 25 nm gate length poly-gate p-channel MOSFETs subject 
to RDD, LER statistical variability. 
Similar to the analysis of the 35 nm MOSFET a set of important device parameters are 
extracted in order to understand the impact of statistical variability on the scaled 25 nm 
poly-gate MOSFET. Figure 5.8 shows histograms of Vth, log(Ioff) and Ion distributions. Chapter 5. Scaling study of statistical variability 
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The threshold voltages are extracted using current criteria of 1.06×10
-5A/µm and 8.4×10
-
6A/µm for the n-MOSFET and p-MOSFET respectively. The threshold voltages 
distributions in Figure 5.8 are for a drain voltage 1.0V. The Vth fluctuations are larger than 
in the 35 nm MOSFET. The standard deviation (σVth) is 80.2mV and 81.8mV and the 
average threshold voltage is 0.206V and -0.185V for n-MOSFETs and p-MOSFETs 
respectively. The increase in variability compared to the 35 nm transistors is due to the 
combined effect of reduced gate area, increased channel doping and the increased impact 
of  the poly-silicon depletion. 
25 nm gate length n-channel MOSFET  25 nm gate length p-channel MOSFET 
Figure 5.8 Histograms of intrinsic parameter fluctuation for 25 nm poly-gate MOSFETs. Chapter 5. Scaling study of statistical variability 
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The off-current variation in the 25  nm device is also bigger. The leakage current 
overshoots the 10
-5 A/µm range, which is two orders of magnitude higher than the design 
target. The corresponding log(Ioff) standard deviation is 0.853 and 0.821 for n-channel and 
p-channel MOSFETs respectively. 
Finally, the standard deviations in the drive current are 188 µA/µm and 92 µ A/µm for n-
channel and p-channel transistors, respectively, which are 15.8% and 17.2% of the average 
currents respectively. The distribution of the drive current magnitude for both n-channel 
and p-channel 25  nm gate length MOSFETs is wider compared to 35  nm gate length 
counterparts. 
The scatter plots of the statistical variability in the figures-of-merit for 25 nm MOSFETs 
are shown in Table 5.2. Similarly to the 35  nm MOSFET results, Vth,  Ioff and Ion are 
strongly correlated among each other but less correlated individually to DIBL. 
Table 5.2 Scatter plots between figures of merit in 25 nm physical gate length MOSFETs, 
down-left: nMOSFET, up-right: pMOSFET. 
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5.4. Statistical variability of 18 nm metal-gate MOSFETs 
The introduction of metal gate stack has been driven by several performance benefits. As 
described in Chapter 4, the 18 nm gate length MOSFET has been designed utilizing a Chapter 5. Scaling study of statistical variability 
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combination of high-k and metal gate. This section presents statistical variability of the 
18 nm n- and p-MOSFET induced by RDD and LER. The variability introduced by the 
metal gate granularity and the corresponding variability in the metal grain work functions 
[178] is not included in this study. The high drain voltage Id-Vg characteristics of an 
ensemble of 200 microscopically different MOSFETs are shown in Figure 5.9 for n-
MOSFETs and in Figure 5.10 for p-MOSFETs. The Id-Vg characteristics of the nominal 
18 nm devices with continuous doping profile are also shown in corresponding figures. 
 
Figure 5.9 Id-Vg characteristics for 18 nm gate length high-k/metal gate n-channel MOSFETs 
subject to RDD, LER statistical variability. 
 
Figure 5.10 Id-Vg characteristics for 18  nm gate length high-k/metal gate p-channel 
MOSFETs subject to RDD, LER statistical variability. 
It can be observed comparing Figure 5.6 and Figure 5.9, that spreading the Id-Vg 
characteristics of the 18  nm n-MOSFETs in the sub-threshold region compared to the Chapter 5. Scaling study of statistical variability 
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25 nm generation has remained virtually the same. This is primarily due to the elimination 
of the poly-silicon depletion effect, leading to the improvement of gate capacitance and 
better electrostatic integrity. However, the comparison of Figure 5.7 and Figure 5.10 
reveals that the 18 nm p-channel MOSFETs have larger sub-threshold variability even with 
the inclusion of a metal gate. Both types of 18 nm gate length MOSFETs have a larger 
drive current variation. 
The statistical distribution of Vth, log(Ioff) and Ion for the 18  nm high-k/metal gate 
MOSFETs are presented in Figure 5.11. 
18 nm n-channel MOSFET  18 nm p-channel MOSFET 
 
Figure 5.11 Device parameter variations for 18 nm high-k/metal gate MOSFETs. Chapter 5. Scaling study of statistical variability 
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The threshold voltage is estimated at drain currents of 1.76×10
-5A/µm and 1.31×10
-5A/µm 
for the n-MOSFETs and the p-MOSFETs respectively. The threshold voltage standard 
deviation (σVth) of 18 nm high-k/metal gate n-MOSFETs is 70.5mV, smaller compared to 
that of 25 nm poly-gate n-MOSFETs. However for p-channel MOSFETs σVth is 108.3mV, 
larger compared to that of the corresponding 25 nm MOSFETs. This mainly derives from 
the different SCE control of the n-channel and p-channel MOSFET. The strong SCE in the 
p-MOSFETs due to the deteriorating impact of SiGe on the S/D doping profiles 
significantly exacerbates the p-MOSFET statistical variability. As illustrated in Figure 5.12, 
the average value and the standard deviation of DIBL of the p-MOSFETs are much larger 
compared to that of the n-MOSFETs, indicating weaker gate control over channel and 
larger parameter variation. 
(a)    (b) 
Figure 5.12 The drain induced barrier lowering (DIBL) as an index of SCE for 18  nm n-
MOSFETs (a) and p-MOSFETs (b). 
The off-current leakage variation is maintained at the same level as in the previous 
generation MOSFETs, but the drive current fluctuation becomes much larger. The drive 
current standard deviations become 21% and 26% of the corresponding n- and/p-
MOSFETs average currents, which will cause significant issues due to timing variability. 
The scatter plots of the 18 nm MOSFET’s figures-of-merit under the influence of statistical 
variability are shown in Table 5.3. Similar correlations are observed in the 18 nm physical 
gate length MOSFETs when compared with the results for the 35 nm and 25 nm gate 
length devices. 
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Table 5.3 Scatter plots between figures of merit in 18 nm physical gate length MOSFETs, 
down-left: nMOSFET, up-right: pMOSFET. 
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5.5. Summary 
This chapter presents a predictive simulation study of the statistical variability of scaled 
35  nm, 25  nm and 18  nm gate length MOSFETs. The increasing trend of statistical 
variability of bulk MOSFETs is generally observed. It was illustrated also that careful 
design and technology boosters such as high-k/metal gate can moderate the increasing 
variability trend. The drastic increase of threshold voltage standard deviation from 
approximately 44mV to 80mV has been observed in the transition from 35 to 25 nm gate 
length in the presence of poly-Si-gate as shown in Figure 5.13.  Chapter 5. Scaling study of statistical variability 
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Figure 5.13 Threshold voltage standard deviation subject to statistical variability sources as 
a function of gate length. 
The introduction of metal gate in 18 nm gate length MOSFETs reduce n-MOSFET σVth to 
70.5mV although the weak SEC control in p-MOSFETs renders its σVth of 108mV. The 
scaling study of statistical variability carried out in this chapter affirms that the statistical 
variability will play an increasingly important role in future scaling and integration of bulk 
MOSFETs until the end of ITRS. 
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Chapter VI 
6. Impact of strain and STI on variability 
In this chapter we study the impact of realistic device structures on the variability of 
advanced MOSFETs. This includes the impact of strain or the impact of the shallow trench 
isolation on variability. Both effects have not been previously included in the variability 
simulations. 
6.1. Strain enhanced LER variability 
In last chapter, the major statistical variability sourced including RDD, LER and PSG are 
discussed in detail. Although RDD is still the dominant source of statistical device 
variability in bulk MOSFETs, LER can soon take over, if dramatic lithography 
improvements will not allow a drastic reduction in the current LER level. In modern 
devices, the process-induced stress engineering has been used to enhance device 
performance since the 90 nm technology generation. Deterministic studies and simulations 
of the impact of strain on devices subject to realistic layouts [179], and OPC lithography 
correction [180] have shown that geometry induced strain variations have strong impact on 
the transistor characteristics.  
However, the details of how LER influences the channel strain distribution and how strain 
variability statistically influences device electrical characteristics introducing additional 
variability are still unclear. In addition, there has been no study of the effect of LER 
magnitudes on the variability in strained devices. This section presents 3D simulation 
methodology aimed to capture the effects of LER on statistical variability in strained 
devices, to quantitatively explore their magnitude. The simulation strategy and the device 
calibration will be covered. Channel strain and enhanced mobility variability due to strain 
variation will be investigated. Deterministic results are first presented and analysed. 
Statistical simulations have been done to investigate how strain variability gives rise to an 
increased variation in both drive current and leakage current, while indeed increasing the 
average on-current. The 3D strain variations introduced by LER have been investigated to 
illustrate the origin of the additional variation due to strain variability. Different Chapter 6. Impact of strain and STI on variability 
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magnitudes of LER have a strong effect on the variability of MOSFET electrical 
characteristics both with and without the inclusion of strain [181][182]. 
6.1.1. Simulation  methodology 
Using the process and device TCAD simulation suite Sentaurus, process simulation is 
carried out to replicate the doping profiles of a real 35 nm physical gate length nMOSFET 
fabricated by Toshiba, whose 2D simulation details have already been provided in the first 
section of Chapter 4. The related three-dimensional simulation methodology is illustrated 
in Chapter 3. The channel width of the simulated device, shown in Figure 6.4, is 80 nm. 
We introduce statistically modelled LER at the polysilicon patterning stage as discussed in 
detail below. We also deposit a cap (contact etch stop) layer after source/drain formation in 
order to introduce tensile strain into the channel region. The process flow, from p-well 
implants to the final cap layer thermal processing, is depicted in Figure 6.1.  
The process simulation is carried out in a 3D simulation domain and associated meshing, 
with the simulation of processes such as implantation and diffusion considered fully in 3D. 
Computationally more realistic than 2D [183] and pseudo 3D [155] approaches, a fully 3D 
simulation approach naturally allows the correct simulation of LER. It is necessary to 
simulate fully 3D devices to accurately model the effects of LER and its impact on strain. 
In addition, narrow devices are strongly affected by shallow trench isolation (STI), which 
makes 3D device structures produced using 3D process simulation vital for accuracy. LER 
is introduced by the photo-resist mask at the process simulation stage, and its traces are 
modelled based on real LER captured from different examples of 193nm lithography [155]. 
The spacer deposition following gate patterning almost mirrors the roughness of the gate 
edges, which guarantees effective transfer of strain from the cap layer. 
 
Figure 6.1 3D process flow of modelling LER. LER is introduced at gate patterning and the 
tensile stressor is a deposited cap layer. Chapter 6. Impact of strain and STI on variability 
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In real devices, strain may be introduced by oxide growth, thermal mismatch and lattice 
spacing mismatch, but the majority of the strain in these devices is due to the cap stressor 
layer. This is therefore the only source of strain modelled in this analysis. Visco-elastic 
stress models are used to capture the strain in the various materials of the device. Silicon 
dioxide and silicon nitride are considered as visco-elastic materials, while silicon and poly-
silicon considered as purely elastic materials. 
6.1.2.  LER and strain variability 
6.1.2.1. Line edge roughness 
In this work, LER is considered as a fundamental source of statistical variability which 
cannot be avoided. It is due to the underlying molecular granularity of the lithographic 
process and the corpuscular nature of the light. We use a Fourier synthesis-based approach 
developed in Glasgow to model device LER [155], parameterised by the rms magnitude of 
the LER, ∆ and the correlation length of the variation, Λ. Typical values of LER are   
3∆ ≈  5  nm and from 10  nm to 50  nm for Λ, depending on the physical nature of the 
lithography. The power spectrum of the associated Gaussian autocorrelation function is 
used to generate sample LER. 
 
Figure 6.2 LER sample generated by inverse Fourier transform of a Gaussian 
autocorrelation function. Gate width is along x-axis. 
Figure 6.2 shows an example of LER with ∆ = 2 nm and Λ = 20 nm. In our simulations, 
this magnitude and shape of LER is introduced to pattern the polysilicon gate. This 
introduces LER into the implanted doping profiles, a roughness only partially smoothed by 
the implantation spread and rapid thermal annealing later in the process flow. Results of Chapter 6. Impact of strain and STI on variability 
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gate LER on the doping post-anneal are shown in Figure 6.3. LER clearly causes a 
fluctuation in the p-n junction definition, locally altering the effective gate length, and 
therefore the electrical properties of the transistor. Due to the gate acting as a mask to 
source/drain extension ion implantation, the gate LER is definitely duplicated to some 
degree in the roughness of the doping profile, causing the p-n junction line to fluctuate. 
This situation is especially evident just below the gate. However, it has to be noticed that 
even here, thermal annealing smoothes in part the junction roughness, and suppresses the 
highest frequencies. 
 
Figure 6.3 Channel doping profile 1  nm below the gate SiO2/Si interface. Junction line 
subject to LER is smoothed by the RTA step, but still exhibits fluctuation. 
6.1.2.2. LER induced strain variability 
The initial intrinsic stress of the cap layer is set at 1.8 GPa, with shear stresses set to zero. 
The induced tensile strain is transferred to the whole device during an RTA process (Figure 
6.4). This leads to a uniaxial tensile strain along the channel with a compressive strain 
normal to the channel plane. As an observation of stress components in the channel 1 nm 
below the oxide/silicon interface: σyy is on average 1.267×10
8 Pa, σxx is -5×10
6 Pa, σzz is -
1.445×10
8 Pa while shear stress components are comparatively small: less than 10
6 Pa. A 
rough calculation [123] based on above stress levels shows the yy value of the mobility 
enhancement tensor to be 1.21, which means that strained devices should exhibit an ~21% 
drain current increase at low drain voltage.  
A illustrated in Figure 6.4, the strain is no longer constant across the channel. This strain 
variability leads to mobility variations along the channel width (via the stress dependent 
mobility enhancement model) and enhances I/V curves variability from device to device. Chapter 6. Impact of strain and STI on variability 
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(a)    (b) 
Figure 6.4 (a) Left graph is the distribution of channel direction normal strain. High tensile 
strain in the channel is transferred from the nitride cap layer above S/D; (b) Right graph is 
2D cross section view of channel direction strain 1nm below the oxide/Si interface. Stronger 
tensile strain is induced in local channel shortening. 
Due to gate LER, delivery of the strain to the channel also reflects the rough boundary of 
gate line, giving rise to an irregularity of strain across the width of the channel direction. 
This local strain variability further induces local variability in the carrier velocity/mobility 
enhancement, and hence overall current variability, in addition to that due to local channel 
length variability in unstrained devices. As a sample, the top trace in Figure 6.5 shows that 
the local shortening of the channel has higher local channel-direction normal strain, and the 
bottom figure shows that the average electron velocity in this strained device has increased 
by about 21.5% compared with a corresponding unstrained device (extracted when Vgs = 
Vds = Vdd), with local fluctuations which follow the induced strain. LER in an unstrained 
device can induce local current variations, but local strain fluctuations induce additional 
mobility variability with a highly consistent fluctuation trend, overlaid on an average 
mobility increase due to the average tensile strain. The mobility of strained devices in the 
channel shortening regions of Figure 6.4 and Figure 6.5 increases more due to higher strain, 
and this in turn strengthens the ‘hotspot’ effect, introducing additional variability. 
Notice that the strain variation across the channel is smaller than might otherwise be 
expected, because the gate boundary (subject to LER) is remote from the highest stress 
areas by the spacer thickness, and because substrate tensile stress provides a measure of 
stress compensation in the channel. Decreasing the spacer thickness between gate and 
source or drain from 52nm to 32nm can significantly enhance the tensile strain in the 
channel, and it also enhances the strain variation (Figure 6.6). For the 52nm spacer, the Chapter 6. Impact of strain and STI on variability 
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mean value of strain component yy in Figure 6.5 is 1.0883×10
-3, and Max-Min=3.868×10
-5, 
therefore the fluctuation ratio (Max-Min)/Average is of the order of 3.6%. However for a 
thin 32 nm spacer (Figure 6.6), the average is 1.5156×10
-3, and Max-Min=6.2×10
-5, so the 
fluctuation ratio is approximately 4.1%. This indeed illustrates enhancement of the impact 
of LER on strain variability when the distance between gate and source or drain gets 
smaller. 
 
Figure 6.5 The upper trace is the 1D elastic strain yy value across the device width at 10nm 
away from the middle of the channel towards drain, 1nm under the gate dielectric. The 
bottom trace is the corresponding electron velocity enhancement due to the strain, 
indicating the strain induced mobility variability in the nMOSFET. 
 
Figure 6.6 A thinner spacer guarantees increased strain, but also increases the strain 
variability due to LER. Chapter 6. Impact of strain and STI on variability 
106 
6.1.3. Strain  enhanced electrical variability 
6.1.3.1. Deterministic performance enhancement of strain 
The original intrinsic cap layer stress and cap layer thickness determine the overall strain, 
while gate length and spacer thickness are important factors affecting channel strain 
distribution. 2D simulations have been performed to explore how these factors determine 
the transistor drive current. The magnitude of the cap stress directly determines on-current 
enhancement; the more stress originated by the cap layer, the more drive current from the 
device. A linear relationship between drive current and intrinsic cap layer stress is shown 
in Figure 6.7. The cap layer thickness is also a direct factor influencing on-current. Thicker 
cap layers can deliver more strain and more performance enhancement. Obviously 
unlimited intrinsic stress is impossible, and only an effective cap layer with finite thickness 
can be deposited due to transistor size. 
However, device scaling provides additional advantage in stress engineering. Right graph 
of Figure 6.7 shows that drive current will increase as gate length gets smaller. This wins 
back some benefits from the scaling limitations of small devices. 
 
Figure 6.7 The left graph shows on-current enhancement dependence on intrinsic stress 
and tensile cap thickness. The right graph shows the relationship of drive current to gate 
length, with fixed spacer size. 
6.1.3.2. Strain enhanced statistical variability 
Intentional stress aimed at improving device performance can significantly increase 
mobility and therefore drive current. However, mobility changes due to LER and varying 
strain may also enhance statistical variability caused by LER. Based on our calibrated 
device, 50 nominally identical devices patterned with different LER have been simulated 
(Figure 6.8). The LER has typical parameters of root mean square (rms) ∆ = 2.0 nm and 
correlation length 20 nm. Chapter 6. Impact of strain and STI on variability 
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Figure 6.8 50 simulated high drain Id-Vg curves of nominal identical devices with/without 
stress, influenced by LER ∆=2 nm. 
On-current distribution with and without the effects of strain is shown in Figure 6.9. 
Strained devices (simulated using the basic piezoresistance model) deliver more drive 
current in each device compared to the unstrained counterpart. LER leads to variation of 
drive current, no matter if the device is strained or not. A statistical analysis for LER ∆=2 
nm shows that devices without strain have a standard deviation 58 µA/µm, with a mean 
value of 681 µA/µm. Strained devices have a standard deviation 69 µA/µm with a higher 
mean current of 813 µA/µm (Figure 6.9 (a)). Both the mean and standard deviation of the 
strained devices increase by 19.4%. It seems that the mobility enhancement indeed 
increases current, and makes both the mean and standard deviation proportionally bigger. 
Figure 6.10 emphasizes this point by showing the linear correlation between individual 
drive currents of unstrained and strained devices. 
(a) (b) 
Figure 6.9 The left graph (a) shows statistics of on-current variation. Strained devices have 
larger current on average, but also bigger variation. The right graph (b) shows off-current 
distribution of devices with/without strain. Chapter 6. Impact of strain and STI on variability 
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As illustrated in the logarithmic distribution plot of leakage current, Figure 6.9, the off-
currents of the unstrained and strained devices can be approximated by a log-normal 
distribution. Interestingly, although the average leakage current log(Ioff) is enhanced in the 
strained devices, from -6.73 to -6.65, the standard deviation in log scale is almost identical 
around 0.23. 
 
Figure 6.10 The correlation of strained device on-currents to unstrained device on-currents. 
(a)   (b) 
Figure 6.11 The left graph shows the statistics of on-current enhancement. The right graph 
shows the statistical distribution of off-current due to strain, which is wider compared with 
the drive current enhancement distribution. Strained devices show additional variation due 
to local fluctuations in mobility enhancement. 
Figure 6.11 illustrates the distribution of the on- and off- current enhancements due to 
strain. The on-current enhancement, reflects the fact that the mobility for every device does 
not increase by the same factor. The specific electrical characteristics of each device are 
determined by the device’s specific local channel strain variability, a function of the LER 
in the device, and the specific local strain produced by this LER. The enhancement has an 
approximatley normal distribution The average on-current enhancement is 19.44% with a 
standard deviation 0.13%. As shown in the previous subsection, the effect of gate spacers 
on delivery of strain to the channel is one reason for this small variation. This variability in Chapter 6. Impact of strain and STI on variability 
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the overall on-current due to LER induced strain variations, produces a variability on top 
of the localised mobility variation. The variability of the off-current increase has a larger 
standard deviation than that of the on-current (shown in Figure 6.11 (b)). The off-current 
enhancement has an average increase 20.94% with standard deviation 0.31%. 
Simulations for devices with LER rms ∆   =  1  nm have also been carried out. Results 
comparing the magnitudes of LER are shown in Figure 6.12. The LER magnitude has a 
strong effect on both drive current and leakage current variability whether devices are 
strained or not. Larger LER increases the variation of Ion and Ioff. In addition, an increase in 
LER mildly increases the average Ion and significantly increases the average Ioff. The 
strained devices have as expected an average enhancement, but also suffer an increase in 
average leakage current. Independent of LER values, the strained devices have higher Ion 
variation and almost identical Ioff variation compared with unstrained devices. 
(a) (b) 
Figure 6.12 Statistical results of drive current (a) and off current (b) for LER ∆=1nm and 2nm. 
 
Figure 6.13 Statistical results of saturation threshold voltage for LER ∆=1nm and 2nm. Chapter 6. Impact of strain and STI on variability 
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LER also causes threshold voltage fluctuations, and as the magnitude of the LER increased, 
the threshold voltage fluctuations increase. However there is little difference in the Vth 
fluctuations between two sets of strained and unstrained devices at a fixed LER (as 
illustrated in Figure 6.13). Vth has a standard deviation of 11  mV at ∆  = 1 nm,  but  it 
increases to 21mV at ∆  = 2 nm.  From  the  insert  figure,  it is also clear that the LER 
magnitude also affects the average threshold voltage. Bigger LER results in a smaller 
average threshold voltage in both strained and unstrained cases. Strain induced increase in 
the sub-threshold current results in an overall threshold voltage lowering. 
6.2. STI effects in decananometre MOSFETs 
As already discussed, increasing transistor variability has become a critical issue to future 
CMOS scaling and integration. It has already dramatically affected SRAM and a variety of 
design measures have had to be implemented, including redundancy, differential biasing 
and localised sensing strategies to achieve gigabyte SRAM functionality in the presence of 
increasing variability [184]. The main reason for the acute SRAM sensitivity to variability 
is the minimum width of the SRAM transistors. This makes them extremely sensitive to 
systematic variations introduced by a variety of narrow-width effects and shallow trench 
isolation non-uniformities [185][186]. At the same time, the SRAM cell transistors are 
acutely susceptible to statistical variability introduced by the discreteness of charge and 
granularity of matter since in most of the cases, including the impact of random discrete 
dopants (RDD), the statistical variability increases with inverse proportionality to the 
active gate area of the transistors [32]. 
In this section, using simulations with both commercial TCAD tools and the Glasgow 
statistical variability simulator, we study several aspects of the systematic and statistical 
variability in contemporary narrow width MOSFETs, primarily from the point of view of 
SRAM applications. The template transistor design used in this study is presented. It first 
focuses on systematic variability associated with the narrow-width effect enhanced or 
suppressed by different designs of the STI structure. The statistical variability introduced 
by random discrete dopants, which is the main source of statistical variability in bulk 
MOSFETs, in the presence of STI is studied. Reliability issues related to STI in narrow-
channel MOSFET are discussed and their role in statistical variability is elaborated in 
detail. Chapter 6. Impact of strain and STI on variability 
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6.2.1.  STI structure in narrow-channel MOSFETs 
Here we use the redesigned 35 nm gate length MOSFET as the template transistor, whose 
design has been outlined in Chapter 4. However, the full scale 3D process is used, resulting 
in a device shown in Figure 6.14. The STI process is tuned to achieve reduced channel-
width sensitivity. A combination of silicon etching, thermal growth, oxide deposition and 
CMP is used to achieve STI with minimum recess and rounded silicon corners to limit 
electric field crowding in the STI corners of the channel. The subsequent process steps 
include well doping, poly-gate patterning, source/drain extensions, halo doping, spacer 
formation, and source/drain doping. The poly-silicon gate is deposited and patterned over 
the STI. Device simulations are carried out employing the drift-diffusion approach with 
density gradient corrections. The stress effect of the STI is not simulated in order to isolate 
the study from compensation effects due to compressive stress, which results in n-
MOSFET threshold voltage increase [187].  
 
Figure 6.14 Process simulation of the 35  nm gate length n-MOSFET with edge STI is 
showing the structure of 35 nm channel width and net active doping. 
The same device is also simulated using the Glasgow ‘atomistic’ simulator, which 
produces similar simulation results, after careful calibrations, to TCAD simulations in the 
absence of STI. The focus of the simulations is the statistical variability induced by 
random discrete dopants in the presence of STI. The isolation spacing is generally 70-
100 nm in 45 nm technology [160] and STI spacing here is set to 70 nm (simulating one Chapter 6. Impact of strain and STI on variability 
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half), in contrast to 100 nm in the TCAD simulations, to reduce the computational cost of 
the statistical simulations. This results in a small difference between the TCAD and 
‘atomistic’ simulation results for a continuously-doped transistor in the presence of STI. 
6.2.1.1. Inverse narrow channel effect 
In narrow channel MOSFETs, the electrostatic behaviour near the STI and gate end 
determines the threshold voltage dependence on the channel width. The STI design has a 
strong impact on the narrow-channel effect, therefore different STI geometries are 
explored here using TCAD simulations. Four generic cases of STI isolation, illustrated in 
Figure 6.15, are simulated and their impact on the width dependence of the threshold 
voltage is investigated. The width dependence of the ID-VG characteristics of STI 1 is 
shown in Figure 6.16. This is the worst structure in terms of narrow-width behaviour. At a 
channel width of 70 nm the leakage current is almost one order of magnitude larger than 
that in a control device without STI, and the saturation threshold voltage Vth,sat is reduced 
by more than 100 mV in comparison to the control one. With the increase in the channel 
width both sub-threshold leakage and saturation current are reduced but stay above the 
corresponding values of the control structure. 
 
 
Figure 6.15 Various STI geometries are compared and studied to explore the narrow-
channel effect. Chapter 6. Impact of strain and STI on variability 
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Figure 6.17 compares the width dependence of the threshold voltage for those four STI 
structures. The rising STI oxide in STI 4 results in a considerable decrease in the threshold 
voltage width-sensitivity compared to all other cases. This, in the case of SRAM design, 
will result in less variation in the threshold voltage due to problems associated with CD 
control, OPC and defocus. Our simulation results match well the experimental 
measurements of threshold voltage decrease in minimum-width transistors, which is of the 
order of 100 mV [188][189]. The significant width dependence of the threshold voltage 
observed in all STI cases means that threshold voltage CD sensitivity cannot be completely 
avoided in minimum-width design of SRAM applications [190]. Further optimisation of 
the STI design requires more realistic considerations regarding current technology 
limitations [191], which goes beyond the objectives of this work. 
 
Figure 6.16 Width dependence of ID-VG characteristics of an n-MOSFET in the presence of 
structure STI 1, compared with a control device without STI. 
 
Figure 6.17 Width dependence of saturation threshold voltage for different STI architectures. Chapter 6. Impact of strain and STI on variability 
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The threshold voltage decrease in the presence of STI results in the well known inverse-
narrow-width effect [19]. The origin of this phenomenon is illustrated in Figure 6.18. The 
gate-STI over-ride results in electric-field crowding and early inversion in the STI corner. 
The potential distribution in left graph of Figure 6.18 illustrates the strong electric-field 
crowding from the poly-silicon into the wrap-round silicon corner indicating the excess 
fringing capacitance formed there. This results in an early inversion and increase of the 
local electron density in the corner, illustrated in the right graph. The corresponding local 
reduction in the threshold voltage is manifested in a high, localised current density near the 
STI edge. With the increase in the channel width, the relative contribution of this high 
current-density region decreases, resulting in a gradual increase in the threshold voltage. 
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Figure 6.18 Mid-channel cross sections normal to the channel direction for (a) electrostatic 
potential with in-plane electric field, and (b) electron density. 
6.2.2.  RDD variability in the presence of STI 
The Glasgow 3D ‘atomistic’ simulator is used to study the impact of the STI on RDD 
induced variability. As a starting point, simulations of continuously-doped transistors are 
carried out and compared with the TCAD simulation results in Figure 6.17. Similarity to 
the TCAD simulated channel width dependence is obtained, although a simplified 
rectangular STI structure is used in the ‘atomistic’ simulator. 
Figure 6.19 illustrates the electron density distribution in one transistor from the statistical 
samples used to study the RDD induced variability. Both the extensions and channel are 
‘atomistically’ doped. In Figure 6.20, which illustrates the potential distribution in the 
transistor, the acceptors induce potential spikes (barriers) for electrons in the channel and 
potential wells for the holes in the substrate while the donors create potential wells for the 
electrons in the extensions. Chapter 6. Impact of strain and STI on variability 
115 
 
Figure 6.19 Electron concentration subject to random dopants, biased at zero, in the 
presence of the STI structure. The slice for the surface plot is taken at 0nm depth, namely 
silicon surface. 
 
Figure 6.20 Electrostatic potential subject to random dopants with STI, biased at zero. The 
slice is surface potential referred to source contact. 
6.2.2.1. Statistical impact of STI on Vth variability 
Statistical simulations subject to RDD were carried out with and without STI for 
comparison. The corresponding distributions of the threshold voltages for the simulated 
samples of 200 transistors are illustrated in Figure 6.21. The standard deviations of the 
threshold voltage are 41.0 mV and 41.2 mV for devices without and with STI respectively. 
Due to the presence of narrow-width effects the average threshold voltage of the STI 
sample is reduced by 82.1 mV. Chapter 6. Impact of strain and STI on variability 
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Figure 6.21 Saturation threshold voltage distribution under RDD induced variability for 
devices of channel width 70nm with/without STI. 
The almost identical magnitude of threshold voltage variation for these two sets of devices 
derives from the fact that the partitioning of depletion charge due to additional fringing 
gate capacitance does not, in fact, change the localised impact of the random discrete 
dopants. This is also confirmed by the strong correlation of two sets of threshold voltages 
illustrated in Figure 6.22. The slope of the linear fit is surprisingly close to unity, which 
means almost identical standard deviations of two strongly correlated random variables. 
 
Figure 6.22 The correlation of threshold voltages between two sets of devices with/without 
STI. Chapter 6. Impact of strain and STI on variability 
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6.3. Impact of STI on statistical variability and reliability of 
decananometre MOSFETs 
The dominant source of statistical variability in contemporary bulk MOSFETs are the 
random discrete dopants (RDD) in the channel and source/drain regions. The statistical 
variability is further exacerbated by interface trapped charges (ITC) due to 
negative/positive bias temperature instability (NBTI/PBTI) [192] or hot carrier injection 
(HCI) [193]. The narrow channel SRAM-type transistors that are most susceptible to 
statistical variability and reliability are also strongly influenced by the shallow trench 
isolation (STI), which typically promotes enhanced current density near the STI edges [16] 
and could locally alter the junction shape [194]. The impact of RDD and ITC in isolation, 
or in combination with other sources of statistical variability, has been studied extensively 
using 3D numerical simulations [195]. However, to the best of our knowledge the impact 
of STI has not yet been considered in the simulation of RDD and ITC variability. Here, for 
the first time, we report a generic simulation study that highlights the impact of STI on the 
RDD and ITC-related threshold voltage variability. 
6.3.1. Simulation  methodology 
The test-bed device is already described in last section. The simulations are carried out 
with the Glasgow ‘atomistic’ device simulator, with density gradient quantum corrections 
for electrons and holes used to avoid artificial carrier trapping in the sharply resolved 
Coulomb potential wells associated with discrete dopants and trapped charges[196][33]. A 
simplified STI structure is used in the simulations in order to highlight the generic impact 
on the variability, avoiding details of company-specific STI processing. It is well known 
that the presence of STI may affect the doping distribution in adjacent regions [194] and 
the shape of the p-n junction through local defect generation [197], strain [198][199], 
sidewall implantation [200], and implantation straggle [201]. To capture this effect, three 
generic cases of straight, inward and outward curved junctions are simulated, as illustrated 
in Figure 6.23. The STI is introduced only on one side of the channel, and Neumann 
boundary conditions are used at the other side (labelled as with STI in subsequent figures). 
The corresponding electron density and the potential distribution obtained from continuous 
doping simulations are illustrated in the same figure. For comparison simulations were 
carried out on devices with identical junction shape but with no STI, and Neumann 
boundary conditions on both sides of the channel (labelled as w/o STI in subsequent 
figures). For simulations with RDD and ITC, ensembles of 200 microscopically different Chapter 6. Impact of strain and STI on variability 
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devices are simulated in each case. The threshold voltage is defined in the subthreshold 
region as the gate voltage that results in a drain current of 1.54×10
-5A/µm at drain voltage 
1.0 V. The random discrete dopants are generated from the continuous doping distribution 
using standard methodology described in [149]. Discrete trapped charges, uncorrelated to 
the underlying discrete dopant distribution, are introduced randomly at the interface 
according to the trapped charge sheet density [202].  
(a) (b) (c) 
Figure 6.23 Simulation domains of shallow trench isolated 35×35 nm
2 channel area 
nMOSFETs for three channel junction shapes near STI: outward (a), straight (b), and inward 
(c) junctions, showing top surface potential (above) and electron density within the device 
(below) with biasing at Vgs =0.5V and Vds=0.05V. 
6.3.2.  Results and discussions 
The standard deviation of the threshold voltage, σVth, for the three simulated junction 
shapes is compared in Figure 6.24 (a) in the presence and absence of STI. Results for 
RDD-only and for the combination of RDD and ITC are presented. We first discuss the 
results in the RDD-only case. The outward curved junction reduces the variability 
compared to the straight junction case, while the inward curved junction increases the 
variability. This is consistent with the expected inverse proportionality of (σVth)
2 to the 
effective gate area. The localized high current density near the STI edges, and the 
corresponding inverse-narrow-width effect, is responsible for the lowering of the average 
threshold in the presence of STI, clearly illustrated in Figure 6.24 (b). In addition, 
threshold voltage roll-off leads to an average decrease in Vth when going from the outward 
to the inward junction shape. The increase of σVth is stronger in the inward curved junction 
but the effect is somewhat reversed in the outward curved junction. However the 
differences in the straight and outward junction cases are within the statistical error of the 
σVth estimate from the simulated sample of 200 devices. The picture seems to be much 
clearer and more definitive in the case of combined RDD and ITC simulations when a Chapter 6. Impact of strain and STI on variability 
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relatively high trapped charge density of 1×10
12 cm
-2 is used in the simulations. Such 
trapped charge density results in 7-10 mV increase in σVth depending on the junction shape. 
The presence of STI results in a higher sensitivity of Vth variability to the junction shape 
close to STI. The σVth increases 3mV from the outward case to the inward junction case, 
compared with the increase of 1mV from the outward to inward junction cases without STI. 
This highlights the increased sensitivity of the STI-adjacent regions to RDD and ITC 
variability due to localized increase in the current. 
 
Figure 6.24 STI effect on statistical variability and reliability of threshold voltage (a) 
standard deviation and (b) mean for typical STI-adjacent junction cases. 
 
Figure 6.25 Threshold voltage distribution in the STI devices subject to different junction 
shapes close to the STI edge, and to degradation. Chapter 6. Impact of strain and STI on variability 
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Figure 6.25 illustrates the Vth distribution with different junction shapes, with and without 
trapped charge. It is clear that STI devices with traps have higher average Vth and broader 
distributions. 
Using 3D statistical simulations we have clearly demonstrated that the presence of STI 
results in an increased sensitivity of RDD and ITC variability to the junction shapes close 
to STI. This is linked to increased current density near the STI edge, which is also 
responsible for the inverse-narrow-width effect. The effect is even exacerbated by possible 
inward curvature of the p-n junctions near the STI edge. Careful control of the inverse-
narrow-width effect and the junction shape could potentially reduce the STI impact on the 
statistical variability. 
In summary, the variability in realistic modern device structures is studied for the first time 
in this chapter. At first, we explored the LER induced strain variability due to the stress 
engineering in modern devices. Strain variability enhances the current variability although 
threshold voltage fluctuations are little changed compared to unstrained devices. Secondly, 
the inverse narrow-width effect of the STI structure in narrow-channel MOSFETs is 
analyzed and this effect shifts the threshold voltage down. Junction shape has impact on Vth 
standard deviation, and STI structure affects statistical variability although depending on 
the junction shape. Meanwhile, STI exacerbates the statistical fluctuations of threshold 
voltage due to random traps at Si/Oxide interface.  
From Chapter 4 and Chapter 5, coming to the end of Chapter 6, we have already achieved 
a comprehensive investigation of the technology projection of future CMOS generations, 
including the optimal process integrations, electrical characteristics, statistical variability, 
and the specialized variability subject to the realistic structures, all in aspects of 
electrostatic characteristics. The next chapter will study device performance under the 
small signal impulses and transient input conditions found in realistic circuits. 
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Chapter VII 
7. Simulation of dynamic aspects of CMOS 
In contrast to the quasi-static steady state (d.c.) conditions dealt with above, dynamic 
conditions exist for interconnected MOSFETs in circuits subject to analogue or digital 
inputs. Thus, a comprehensive analysis of MOSFET characteristics under a.c. stimulus is 
necessary to fully understand the dynamic behaviour of CMOS circuits. In this chapter 
analysis approaches are first reviewed, before results for the a.c. analysis of newly 
developed MOSFETs are presented and discussed. 
7.1. Small signal a.c. analysis 
To perform a.c. analysis on a device, perturbations (a ‘small signal’) are imposed upon it in 
a quasi-static state, and the resulting electrical response is analyzed, obtaining conduction 
and capacitance characteristics between the device terminals. Among the standard 
approaches to small signal analysis, sinusoidal perturbations are commonly used, giving 
simplicity of analysis as a function of frequency, and accuracy [203]. Small signal a.c. 
analysis results for particular 35 and 25 nm devices are discussed below. 
7.1.1.  Numerical approaches of small-signal a.c. analysis 
The small signal analysis techniques are described in this subsection [203]. Given a device 
having  N terminals subject to a.c. voltages  j V   with  currents  i I    measured, the a.c. 
behaviour of the device can be expressed by an N×N admittance matrix Y determined by 
  I YV =   (7.1) 
where Y consists of a real-valued conductance matrix and purely imaginary capacitance 
matrix of the form YGj C ω =+ . Each entry of the admittance matrix is determined by 
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Fourier decomposing the results of a transient excitation is one way to determine the a.c. 
behaviour of the device. A small step change in voltage, ∆Vj u(t), is imposed on contact j at 
time t = 0. The admittance matrix entry Yij is the frequency-domain ratio of the a.c. current 
at contact i to the a.c. voltage at contact j after Fourier transformation. The deduced low-
frequency admittance has the following shape [203][204] 
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where Ii and ii are the d.c. current and total current at terminal i. Although this Fourier 
decomposition method is a viable means to determine device a.c. behaviour, its major 
disadvantage is that it requires intensive computation to obtain useful simulation results, as 
a large number of closely spaced time steps are needed to reduce error. 
In contrast, the Incremental Charge Partitioning approach has a far smaller burden of 
computation. A small d.c. voltage change is applied at the device contacts, and the 
incremental induced charges are partitioned to each terminal. The quasi-static capacitance 
is thus calculated by Cij = ∆Qi / ∆Vj. This method is especially useful when calculating gate 
capacitances as the gate current  io x gate
E
i ndA
t
ε
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G
v  is, by nature, a displacement current. 
Substituting the displacement current into equation (7.2) results in the time derivative 
disappearing, and only the charge difference between the initial and final states are needed. 
However, this approach is heuristic in its treatment of how to assign / partition the charges, 
and this assignment is influenced by bias conditions and devices [205]. The method 
therefore lacks general utility and is of limited accuracy. 
Sinusoidal steady-state analysis (S
3A) is a more accurate way to determine the a.c. 
behaviour of semiconductor devices. The governing equations are discretized at node i as 
formulated in Chapter 3, 
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where G    are the time derivatives of generation terms. An ‘infinitely’ small sinusoidal 
signal is imposed on the steady state with the form  0
jt e
ω ξξξ =+   where ξ represents φ, n Chapter 7. Simulation of dynamic aspects of CMOS 
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and p and ξ0 are their steady state values. The control functions F are expanded around the 
steady state and to give  00 0 (,, )
jt jt jt FFF
F n p e ne pe
np
ω ωω φφ
φ
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   in which the steady-
state term is zero and the right side of equation (7.3) is of the form 
00 () ()
jt jt
jt Gn n e n n e G
Gj n e
nt n
ωω
ω ω
∂+ ∂ + ∂
==
∂∂ ∂
     (this, for example, describes the electron 
density). Therefore the a.c. system at node i becomes [203][206] 
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In a.c. the Neumann boundary conditions are directly taken over from the d.c. simulation; 
Dirichlet boundary conditions just leave φ    to excite the a.c. system whilst  0 np = =  . 
Assembling nodes together the system may be written as 
  ( ) Jj D XB + =   (7.5) 
where J is the Jacobian of the d.c. system; D is the contribution from generation terms; and 
X   is the solution vector. B is the real-valued boundary vector related to the a.c. excitation 
voltages. Re-writing  RI X Xj X =+   , the a.c. system is transformed into 
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After the a.c. system is solved, the a.c. current response, displacement current  D J
G
  and 
carrier currents  n J
G
  and  p J
G
 , are calculated. Note that the factor 
jt e
ω  does not appear in the 
a.c. system. 
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The small signal a.c. analysis admittance matrix is finally calculated according to equation 
(7.1). 
7.1.2.  Small signal response of 35 nm gate length nMOSFETs 
In this subsection, the redesigned 35  nm physical gate length n-channel MOSFET is 
utilized as the main test bed device to demonstrate deca-nanometer MOSFET small signal 
response. The capacitance related physics is presented and the frequency response is 
obtained. 
7.1.2.1. Capacitances in 35 nm gate length n-MOSFETs 
The S
3A method was applied to deca-nanometer MOSFETs in order to observe their 
dynamic behaviour patterns. The nature of the terminal coupling capacitances is first 
examined in detail. Then the device physics leading to these coupling capacitances is 
explained and discussed 
 
Figure 7.1  Capacitance against gate voltage characteristics are given for gate terminal (left) 
and bulk terminal (right) in a 35 nm nMOSFET. Here Cij is the coupling capacitance between 
electrodes i and j. Cgg is the total gate capacitance, and Cbb is the total capacitance related 
with bulk contact. 
MOSFET gate capacitances are essential in determining device performance. Any small 
perturbation imposed on the steady-state gate voltage will cause current variations in the 
source, drain and bulk terminals, governed by the respective capacitances Csg, Cdg and Cbg. 
Note that by charge conservation / current continuity, the sum of a column in the 
admittance matrix equals zero. For example, when the gate voltage is perturbed, the change 
in gate charge is equal to the sum of the change in charges at other terminals, and 
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Figure 7.1 graphs the terminal capacitances of the 35  nm nMOSFET as a function of 
device bias. The simulations are carried out with a 1 MHz sinusoidal signal. When the 
drain bias is set to zero, the MOSFET is symmetric with respect to source and drain, and 
the total gate capacitance Cgg at inversion is 1.08  fF/µm (Vgs = 1 V).  When  the  drain 
voltage is raised to 1.0  V, the inversion gate capacitance is reduced to 0.98  fF/µm 
(Vgs = 1 V). The inversion capacitance is expected to decrease with stronger gate field due 
to the poly-silicon depletion effect. 
The detailed contributions to the gate capacitance can also be analyzed. In the left graph of 
Figure 7.1, Cbg dominates the gate capacitance in accumulation, whilst Csg+Cdg is most 
important in inversion. Interestingly, in the depletion regime of this 35 nm n-MOSFET, 
Csg+Cdg outweighs Cbg, raising the total gate capacitance above that expected in depletion. 
 
Figure 7.2 Physical view of carrier motion when forming gate capacitance in nMOSFETs, 
with zero biases of source, drain and bulk, namely source and drain in symmetry. 
The physical reasons for these changes in gate capacitance can be understood with the help 
of the diagrams of Figure 7.2, which separate the three regimes of accumulation, depletion 
and inversion. In accumulation (Vgs < Vfb), holes accumulate in the channel close to the 
oxide/silicon interface. Under changes in the gate oxide electric field they will flow 
through the substrate towards the bulk contact rather than towards the source/drain because 
of the isolating p-n junctions. In the language of incremental charge partitioning, ∆Qb 
(where current is outwards at bulk contact) is almost equal to ∆Qg (where current is 
inwards at gate contact), therefore Cbg is the major contribution to the total gate 
capacitance.  
When the device moves into depletion (Vfb < Vgs < Vth), a change in gate voltage will cause 
that charges are modulated at the depletion edge – at high frequency operation the 
generation rate in the depletion region is inadequate to supply the necessary charge directly, 
and charges must be obtained from the depletion edge. For a given gate voltage change the 
vertical field is lowered, as the source of mobile charge is further away, and Cbg becomes Chapter 7. Simulation of dynamic aspects of CMOS 
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much smaller. This is typical MOS capacitor behaviour. The charges from source/drain 
hardly approach channel still due to junction barriers. 
However, it should be noted that overlap capacitance is playing an important role in 
modern devices [207]. When the gate voltage is greater than threshold, the n-plus 
source/drain extensions, which the gate overlaps, are in accumulation, and changes in gate 
voltage will cause source and drain currents through them, contributing to Csg and Cdg. 
Even for gate voltages less than threshold there is a considerable effect and, in addition, the 
lateral face of the gate has fields linking to the source and drain. These effects are often 
labelled the source/drain overlap Cs/do, the inner fringe capacitance Cif, and the outer fringe 
capacitance Cof respectively (see Figure 7.3). Their values depend on geometrical device 
dimensions [208]. These overlap components always exist, and already contribute to Csg 
and Cdg in the accumulation and depletion regimes. In the left graph of Figure 7.2, they 
constitute the non-zero portion of Csg and Cdg when in accumulation and depletion, even 
although they are often assumed to be zero without overlap capacitance components [209]. 
In this template 35 nm nMOSFET, the overlap components make up a considerable portion 
of gate capacitance in accumulation and depletion, and around 50% of the inversion gate 
capacitance. They are important in accurately calculating the overall device characteristics, 
and its transient behaviour.  
 
Figure 7.3 Schematic view of geometrical distribution of capacitances in nMOSFETs  
When the gate d.c. voltage increases above threshold voltage (Vgs > Vth), the device moves 
into inversion, the channel linking the source and drain is well formed, and the substrate 
depletion boundary is stable at its maximum depth. In this situation, a small change in gate 
potential will bring plenty of electrons from the source/drain, and the bulk is effectively 
decoupled. Cbg is zero and the total gate capacitance is due to Csg and Cdg. When a non-
zero drain bias is introduced, inducing a lateral field in the channel, the depletion region 
close to drain is enlarged and the portion of inversion capacitance partitioned to the source 
decreases. This accounts for the decrease in Csg and the increase in Cdg as Vds is raised to 
1 V. Chapter 7. Simulation of dynamic aspects of CMOS 
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Consider the capacitances connecting to bulk, in the right hand graph of Figure 7.1. The 
bulk contact is linked to the source, drain and gate by the bulk-to-source junction 
capacitance, bulk-to-drain capacitance, and oxide capacitance, with the total capacitance 
easily obtained by combining these. Cbs and Cbd are relatively constant, as these junction 
geometries change weakly as a function of Vg. They correspond, approximately, to the 
source and drain junction capacitances which are directly referenced in the common 
compact models used in SPICE circuit analysis. When Vd is biased (for instance to 
Vd = 1 V in Figure 7.1) the drain junction becomes widened and its capacitance reduces 
compared with that of the source junction as illustrated. Over the device operating range, 
Cbg trends are exactly as discussed in the gate capacitance discussion above. 
7.1.2.2. Cut-off frequency 
Generally the source and bulk contacts of MOSFETs in digital circuits are connected to d.c. 
voltage sources (usually the ground or supply voltage). As a consequence, a MOSFET may 
be simplified as a two-port a.c. network in circuits, as illustrated in (A) of Figure 7.4, with 
input port G-S(B) and output port D-S(B). A hybrid-π small signal compact model can be 
constructed based on this simple and general two-port network. 
 
Figure 7.4 Two-port ac network of MOSFETs (A) with one port of G-S(B) and other port of D-
S(B) and current-gain H21 parameter calculation in two-port MOSFETs (B). 
To represent the characteristics of a 2-port a.c. circuit network subject to external 
excitation, various parameter matrices are possible, such as: the admittance Y-matrix 
previously discussed, the hybrid (H) matrix, or scattering (S) parameters. In the hybrid 2-
port network, we have 
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where port 1 is assigned to the gate-source and port 2 is assigned to the drain-source. 
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output port is shorted. This case is illustrated in (B) of Figure 7.4. Since in this MOSFET 
the input is the a.c. gate current and the output is the a.c. drain current, the current gain 
possesses the following form [203] 
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A MOSFET’s current gain declines with increasing frequency. When the current gain 
reaches unity, that frequency is defined as the cut-off frequency, fT. Figure 7.5 graphs the 
small signal current gain vs. frequency response for the 35 nm gate length nMOSFET 
using equation (7.9). S
3A simulation predicts a cut-off frequency of 478 GHz. The typical 
operating frequency is usually smaller than fT /10, or less than 47.8 GHz. Note that the 
current gain declines with frequency at a rate of −20dB/dec. 
(a) (b) 
Figure 7.5 Current gain magnitude versus frequency (a) and admittances of d-g and g-g 
versus frequency in 35 nm nMOSFET (b). 
Specific observation of the admittance parameters Ydg and Ygg allows a clear understanding 
of why the current gain declines. In the right graph of Figure 7.5, for frequencies less than 
fT, the magnitude of Ydg is a constant, equalling the transconductance Gdg (commonly 
referred to as gm), and the conductance Ggg is negligible compared with ωCgg. Therefore, a 
well-known approximation for the cut-off frequency is 
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The fT value obtained from this approximation is fT = 324 GHz, with an error of within 
1.5% of the more accurate value when compared on a logarithmic scale Chapter 7. Simulation of dynamic aspects of CMOS 
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7.1.3.  Split C-V analysis of 25 nm gate length pMOSFETs 
As mentioned in last subsection, overlap components always exist in the capacitance of the 
gate with respect to the source and drain. These components are important in determining 
device performance of long-channel MOSFETs, and they are even more important for the 
case with current gate lengths in the deca-nanometer regime and with the diffusion of the 
SDE under the gate of the order of several nanometres. As a consequence there is a need to 
distinguish these extrinsic gate capacitance components from the intrinsic gate capacitance 
7.1.3.1. Split C-V approach 
Since parallel-plate capacitance is proportional to plate area, the total gate capacitance will 
increase with increasing gate length, even whilst the absolute values of the overlap 
components remain almost constant. Thus, by measurement at various gate lengths, it is 
possible to distinguish between overlap / gate-to-source / gate-to-drain capacitance and the 
intrinsic gate capacitance [210]. The total gate capacitance can be separated, approximately, 
into two parts: 
  gg in ex unit met ex CC CC LC = += + (7.11) 
On varying the gate length, the intrinsic part can be calculated from  
  gg unit met CCL ∆ =∆  (7.12) 
where Cunit is the capacitance per unit gate length and Lmet is the metallurgical gate length. 
This analysis is based on the assumption that consistent lateral channel doping profiles and 
symmetrical source/drain bias exist for variable gate length MOSFETs. As illustrated in 
Figure 7.6, long-channel MOSFETs almost meet the doping condition. However, in short-
channel devices, the non-uniform halo-doping profiles diffused into the channel close to 
the source and drain overlap each other, increasing the channel doping concentration 
compared with long-channel MOSFETs. Although this effect will cause some error in 
extracting the depletion capacitance, the error will be negligible in the extraction of 
accumulation and inversion capacitances. The analysis provides a first-order extraction of 
intrinsic gate capacitance. Chapter 7. Simulation of dynamic aspects of CMOS 
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Figure 7.6 Lateral net active doping profiles for variable gate length n-MOSFETs. 
7.1.3.2. Application to 25 nm high-k/metal replacement-gate pMOSFETs 
Chapter 4 described a 25 nm high-k/metal replacement gate pMOSFET and the use of 
TCAD simulation tools in predicting the impact of additional device stress gain on its 
electrical characteristics (simulation results which agree well with experiment). The 
electrostatic improvement is evaluated by obtaining the intrinsic gate capacitance using the 
split C-V method [211]. 
Firstly, it should be noted that the gate capacitance is significantly increased, as the metal 
gate eliminates the poly-silicon depletion effect. 
The results, presented in Chapter 4, show that the main improvement in high-k/metal gate 
device performance is associated with the reduction of the electrical EOT and the 
associated increase in inversion charge. The left graph of Figure 7.7 compares the total 
gate capacitance vs. gate voltage characteristics of the poly-silicon and the metal gate 
transistors at zero drain bias, with the capacitance normalized to a corresponding gate 
oxide parallel plate capacitor which has the same EOT and area. The comparison shows a 
46% increase of the gate capacitance in the high-k/metal gate case which matches 
relatively well an observed 43% drain current improvement at low drain voltage in the 
absence of strain. Chapter 7. Simulation of dynamic aspects of CMOS 
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(a)   (b) 
Figure 7.7 (a) The total capacitance spreads of 25 nm poly-gate and metal-gate pMOSFETs 
compared at zero drain bias. A 46% increase of inversion capacitance is achieved for the 
high-k/metal gate device. (b) Intrinsic gate capacitances for poly gate and metal gate 
pMOSFETs compared at zero drain bias. The intrinsic gate capacitance increases by about 
73% in inversion for the metal gate case. 
The right graph of Figure 7.7 compares the corresponding normalised extracted intrinsic 
gate capacitance Cgc-V characteristics. Cgc, which also includes partial capacitances related 
to the source and drain, is not Cgb. The significatnt improvement due to the reduction of 
electrical EOT in metal gate transistors and corresponding increase in the intrinsic gate 
capacitance are not fully translated into current improvements while the intrinsic gate 
capacitance increases 73% but drain current (at low drain voltage) just increases 43%. At 
low drain voltage this is due to the increased vertical component of the electric field 
corresponding to the larger inversion layer charge supported by the same gate voltage 
overdrive, which reduces channel mobility due to an increase in surface roughness 
scattering. 
Comparing the intrinsic gate capacitance to total gate capacitance in the inversion regime, 
the extrinsic part accounts for nearly half of total gate capacitance for poly-gate devices. 
However, with the introduction of a metal gate, and the corresponding increase in intrinsic 
gate capacitance, the extrinsic part is reduced to about one-third of total gate capacitance. 
Thus, the metal gate significantly improves device a.c. performance 
7.2. Transient simulations of 35 nm CMOS inverters 
The transient behaviour of basic circuits under an a.c. bias signal is not only the direct 
measure of CMOS device performance in the circuit environment, but also a useful 
calibration-validating tool for MOSFET compact models. This section will focus on 
physical simulations of an inverter example,  in which the redesigned 35  nm CMOS 
transistors presented in Chapter 4 are used as a test set, in order to obtain performance 
metrics and transient behaviour. Chapter 7. Simulation of dynamic aspects of CMOS 
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7.2.1. Mixed  mode  simulation 
7.2.1.1. Transient simulation 
When contact boundary conditions vary with time, the device is therefore subject to time-
dependent simulation. In transient simulation, a set of physical equations used to describe 
semiconductor electrical behaviour have the following form [212] 
  (() ) (,() ) 0
d
qzt ftzt
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+ = . (7.13) 
where ( , , )
T zu v w = , u, v and w are the normalized potential and the electron and hole 
quasi-Fermi levels respectively in terms of intrinsic Debye length 
2 / sii kT q n ε  [213][214]; 
() ( 0 , , )
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−− = , and f comes from the boundary conditions. The d.c. state is at first 
solved, and then the equations solved iteratively increasing time step. 
A simple Backward Euler (BE) discretisation scheme may be used to approximate the 
derivative between time step tn and tn + hn, 
 ()() ( ) nn nnn n qt h hf t h qt + ++ = . (7.14) 
An improved discretisation scheme is the trapezoidal-rule/backward-differentiation 
formula (TRBDF). It makes an intermediate step tn + γ hn (γ is usually chosen as 22 − ) 
between tn and tn + hn through the trapezoidal rule 
 2( ) ( ) 2() () n n nn n n nn q t h hft h q t hft γ γγ γ ++ += − . (7.15) 
The second-order backward differentiation formula (BDF2) is applied to the time 
increment from tn + γ hn to tn + hn   
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7.2.1.2. Mixed-mode configuration for 35 nm gate length inverters 
The transient behaviour of basic circuits is simulated using a mixed-mode technique 
involving device and circuit simulation. Semiconductor devices such as MOSFETs are 
physically simulated subject to time-dependent bias conditions, with other supporting 
components such as voltage sources, capacitors and resistors described by compact models. 
Mixed mode simulation has to take Kirchhoff’s circuit laws (KCL and KVL) into account, 
besides each semiconductor device’s governing equations. The disadvantage of simulating Chapter 7. Simulation of dynamic aspects of CMOS 
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circuits using mixed-mode is computational cost and complexity and such simulations are 
found to be unsuitable for large circuits and system, but because they combine the detailed 
physics of semiconductor devices into circuit models, they avoid possible inaccurate 
compact model extractions and the physical simplifications inherent in compact models 
and thus may be valuable in calibrating basic circuit simulations, compact models, and it 
provides insights into semiconductor device a.c. performance. 
 
Figure 7.8 Schematic view of inverter configuration using mixed-mode simulation, where 
redesigned 35 nm gate length n-MOSFET and p-MOSFET in circuit environment are solved 
using numerical transient simulation. 
A simple example of inverter simulation in the mixed mode simulation is explained below. 
Figure 7.8 illustrates the configuration of the inverter. n-MOSFET and p-MOSFET 
semiconductor devices are physically simulated, with the capacitor and voltage source 
simulated using compact models. Current and voltage equations are applied to the circuit. 
In this example, a 35 nm gate length nMOSFET is used, for which the source and bulk 
contacts are grounded. A counterpart 35 nm gate length pMOSFET has its source and bulk 
contacts connected to the supply voltage. The design details and electrical characteristics 
of these 35 nm CMOS transistors are elaborated in Chapter 4. Their gates are connected to 
an input voltage source Vin, and their drain contacts are linked to output capacitors 
(including wire-load capacitance and input capacitances of following inverters, here 
combined into a single load capacitance). The width ratio of 35nm physical gate length 
n/pMOSFET is 1µm : 2.3µm in order to match their drive currents. Chapter 7. Simulation of dynamic aspects of CMOS 
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7.2.2.  a.c. performance of 35 nm MOSFETs in basic circuits 
7.2.2.1. Inverter delay 
Circuit speed and power dissipation are the two most critical figures of merit in VLSI 
design. Considerable efforts have been made in the literature to understand and formulate 
inverter delay and power dissipation. However, these efforts are typically based on 
compact simulations (for speed and viability of computation) and therefore lack accurate 
physical insights [215][216][217][218]; or introduce many, often non-physical, fitting 
parameters [219][220]. Here, physical simulation of inverters and inverter delay is 
analyzed according to physical observations. 
Two factors influencing inverter delay are examined. The inverter propagation delay is 
defined as the time difference between the 50% transition points of the input and output 
signals. The load capacitance is an important factor in determining propagation delay. This 
load combines the interconnect capacitance with the input capacitances of the following 
circuit components. In addition, the input signal is affected by the drive characteristics of 
the preceding logic gate (whose driver is typically inverter-like) which, to first order, are 
parameterised an input signal slope or slew. In Figure 7.9, groups of experiments are 
carried out targeting these two factors. It is already evident that heavily capacitance-loaded 
inverters require a longer time to accomplish a logic change. At the onset of the input state 
change, an output voltage overshoot is noticed. With a fast input transition, this overshoot 
is high (typically up to 150% of the supply voltage), reducing as the input ramp decreases. 
 
Figure 7.9 35  nm gate length CMOS inverter transfer characteristics with different load 
capacitance and different input ramp time. 
A figure of merit for inverter delay in ITRS and textbooks has been described analytically 
as / 2 load dd dsat CV I τ =  [221]. This is a good approximation when inverter capacitances and 
inverter delay are both large. However, as devices shrink, parasitic components such as the Chapter 7. Simulation of dynamic aspects of CMOS 
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various extrinsic capacitances inside nano-CMOS devices will exhibit a larger relative 
their influence and should be taken into account. The MOSFET internal capacitances lead 
to intrinsic delay. Shown in Figure 7.10, propagation delay is linearly proportional to 
external load capacitance, but it shows a positive intercept of the delay axis when load 
capacitance is zero, which is called intrinsic delay. This portion of the delay is due to 
internal device capacitance. The increasing slope with load capacitance is defined as the 
switching resistance [221]. The simulated 35  nm gate length CMOS has a switching 
resistance of 420 Ω. Another point should be not neglected. With a slowly ramping input, 
the delay is bigger and the corresponding intrinsic delay is larger. The right hand graph of 
Figure 7.10 shows the effect of differing the input ramp. With a slowly transitioning ramp 
time (large ramp), the delay is linearly increasing. However the change of delay is small 
for rapid ramp times. The results here are in good agreement with Monte Carlo simulations 
[219]. 
 
Figure 7.10 35 nm CMOS Inverter propagation delay as a function of capacitances and input 
ramp time, with Vdd=1.0V. 
7.2.2.2. Underlying current relationship 
When a MOSFET is turned on there is a conducting channel between source and drain for 
ohmic region, but the resistance will be large when the gate bias is below the threshold 
voltage. In addition, gate-to-drain capacitances and drain-to-bulk capacitances are 
conducting paths for displacement currents. Figure 7.11 schematically shows the possible 
conduction paths connected to the inverter output node. Chapter 7. Simulation of dynamic aspects of CMOS 
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(a)     (b) 
Figure 7.11 (a) Conduction components connected with drain contacts of 35  nm CMOS 
inverters. (b) The equivalent circuit during input initial ramp time. 
When the input voltage is within certain voltage ranges, Vin < Vthn, Vin > Vdd + Vthp (when 
Vout < Vdd), or Vin > Vout + Vthp (when Vout > Vdd ) , the channel is switched-off and the 
channel conductance can be ignored. However, the channel conductance may also be 
neglected compared to capacitances no matter what input voltage is if input has an 
extremely fast transition. The output overshoot happens due to the RC response to the 
input ramp excitation. Therefore, the overshoot value can derived according to the 
equivalent circuit indicated in (b) of Figure 7.11.  
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where Cdg, and Cj are the drain-to-gate and bulk-to-drain coupling capacitances. Figure 
7.12 presents an estimate of overshoot voltage simply by omitting channel conductance 
and selecting constant capacitances of Cdg and Cbd (at Vin=0V and Vout=1V). When the load 
capacitance is large, the overshoot becomes smaller because of the relative increase of load 
capacitance to millar capacitance Cdg. In addition, the accuracy of the calculated orvershoot 
value from analytic model can improve when the inverter is loaded by a large capacitance. 
 
Figure 7.12 Output overshoot of 35 nm CMOS inverters with fast transition of input, Vdd=1V. Chapter 7. Simulation of dynamic aspects of CMOS 
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Understanding the current relationships during inverter switching time are helpful in 
understanding overall inverter a.c. behaviour. The extracted gate and drain currents are 
shown in Figure 7.13 during an input rise period. Currents are defined as positive if they 
are device-inwards. The gate currents are equal to the gate oxide displacement current, 
(, )
in
gg in out
dV
CV V
dt
⋅ , therefore a 2ps ramp develops approximately twice the gate current of 
a 4ps ramp. Additionally the gate current in the pMOSFET is greater than that of the 
nMOSFET due to its larger gate area. N-channel formation is witnessed by a negative 
drain current when the input voltage is increasing but still below the nMOS threshold 
voltage. When above threshold voltage, the drain current is saturated due to high output 
voltage only if Vout>Vin−Vthn. As for drain current of pMOSFET, it receives a portion of 
displacement current by the coupling capacitance Cdg during switching time, short-circuit 
current through p-channel (Vout<Vdd, Vin<Vdd+Vthp) and also current from the drain 
diffusion capacitance. 
 
Figure 7.13 Gate currents and drain currents of 35 nm gate length nMOS and pMOS around 
input rise-up switching for different input ramp time. 
 
Figure 7.14 Gate currents and drain currents of 35 nm gate length nMOS and pMOS around 
input rise-up switching for different load capacitances. Chapter 7. Simulation of dynamic aspects of CMOS 
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With different loading capacitances, a similar analysis applies. The gate current is 
independent of load capacitance to first order, but drain currents are affected as shown in 
Figure 7.14. In particular, the nMOS drain current stays higher for longer due to the greater 
time it takes to discharge the larger load capacitance. A portion of the pMOS drain current 
is influenced by the output voltage and thus experiences changes when differently loaded. 
When the load capacitance does not receive a net positive current from the previous logic 
stage, the output voltage decreases, and the time point to approach overshoot peak value 
can by determined by equalling two drain currents during the switch time (mainly, the n-
MOSFET drain saturation current [215] and the p-MOSFET drain current formed by gate 
displacement current), using the following analytical expression 
  ()
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−=  (7.18) 
where β is current gain, here in estimation extracted as the gate voltage second derivative 
of drain current at Vgs= Vthn and Vds = Vdd of Id-Vg characteristics of the nMOSFET. In this 
simulation, the input transition rate is constant, making the treatment simple. If the rise 
time from zero to supply voltage takes tT, then the transition rate is equal to Vdd / tT . The 
required time for the output to reach the overshoot peak therefore is 
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Figure 7.15 Analytical estimate of required time reaching maximum overshoot in 35 nm gate 
length CMOS inverters. 
The accuracy of this analytical estimate is shown in Figure 7.15. Aside from circuits 
subjected to extremely fast ramp inputs, the overshoot peaks are located within the 
switching times, and ratio of required time to input ramp time falls with the increase of Chapter 7. Simulation of dynamic aspects of CMOS 
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ramp time, tending towards Vth/Vdd. This estimate essentially matches the data and follows 
the same trend. 
As observed above, inverter delay increases with increasing input large ramp time. 
Correctly modelling propagation delays due to extremely fast input ramps will provide the 
data needed for good approximations of propagation delay over a wide range of input 
transition times. For a step response to input rise, Vin is at the supply voltage, and Vout falls 
from its overshoot value to Vdd/2 over the propagation delay time. The nMOS drain current 
discharges the capacitances connected to drain contacts and it may undergo a linear region 
at the end of switching if Vd < (Vg - Vth )/m, of which m is body-effect coefficient. Short-
circuit current via the p-channel device is switched off because of the gate bias of the 
pMOS being below threshold voltage. Therefore the inverter propagation delay for inputs 
with fast ramp time is approximated as 
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where  Vovershoot is obtained from equation (7.17), and Cdd,n and Cdd,p are the total 
capacitances associated with the drain contacts of the nMOS and pMOS devices 
respectively (mainly a combination of the drain diffusion junction capacitances and gate-
to-drain capacitances) 
 
Figure 7.16 Physical fitting of 35 nm gate length CMOS inverter delay. 
For slow transition inputs, the propagation delay increases with ramp time, as observed 
above in the physical simulations. This is modelled as [220] 
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where tT is the input transition time and  () u ⋅  is a step function. tT0 is a cutoff value of ramp 
time for constant delay, here determined to be 1.35ps from simulations. α is the increasing 
rate of inverter delay with input ramp time, with α  =  0.135 obtained from above 
simulations. In Figure 7.16, the estimate of pull-down delay for rise-up input is expressed 
for a wide range of load capacitances and input ramp time. The errors, in the majority of 
cases, are within 5%, and the accuracy of the formula improves with heavy load 
capacitances and slowly ramping inputs. This formula can serve as an analytical platform 
for a better understanding of a.c. CMOS device behaviour. 
7.3. Scaling of the a.c. performance of MOSFETs 
In the previous two sections, a small signal analysis and transient simulations of particular 
MOSFETs were presented. It is also important to consider, and predict if possible, the 
scaling behaviour of these figures-of-merit describing device a.c. performance, in order to 
achieve a complete and practical scaling projection of bulk MOSFETs. 
7.3.1.  Small signal analysis of scaled MOSFETs 
Figure 7.1 illustrates the total gate capacitances under inversion and accumulation 
conditions for the scaled MOSFETs presented in Chapter 4. As expected, the inversion 
gate capacitance is less than the accumulation gate capacitance in poly-gate MOSFETs due 
to an additional, series, poly-depletion capacitance in inversion, but there is practically no 
difference in the gate oxide capacitance under inversion and accumulation for metal-gate 
MOSFETs. The abrupt drop of both inversion and accumulation capacitances between 
35 nm and 25 nm physical gate length devices reflects the combined effect of strong poly-
depletion and slow gate oxide thickness scaling. The generally decreasing trend in gate 
capacitances for scaled MOSFETs indicates that vertical oxide scaling is slower than gate 
length scaling, as expected. Chapter 7. Simulation of dynamic aspects of CMOS 
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Figure 7.17 Scaling of total gate capacitance. 
The cut-off frequency increases with MOSFET scaling. As pointed out in section 5 of 
Chapter 4, the saturation transconductance (per unit channel width) increases with scaling. 
In addition to the slightly decreasing of total gate capacitance noted above (Figure 7.17), 
this indicates that cut-off frequency increases with scaling according to the formula (7.10). 
It is demonstrated in Figure 7.18 although there is no obvious conclusion that it comply 
with linearity. This increase is mainly contributed from staturation transconductance 
improvement. 
 
Figure 7.18 Cut-off frequencies of scaled MOSFETs. 
The intrinsic and extrinsic gate capacitances are presented for scaled MOSFETs in Figure 
7.19. As expected, a decreasing intrinsic portion and an increasing extrinsic portion, 
relative to total gate capacitance, are observed in poly-gate MOSFETs because the gate 
overlap length of SDE is on the order of several nanometres, relatively unchanged from 
generation to generation. The metal gate stack significantly boosts the intrinsic gate 
capacitance by the elimination of poly-depletion series capacitance, but does not increase Chapter 7. Simulation of dynamic aspects of CMOS 
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extrinsic gate capacitance. Therefore the drastic decreasing trend of relative intrinsic 
capacitance portion is somewhat slowed in metal-gate MOSFETs. 
 
Figure 7.19 Intrinsic/extrinsic inversion gate capacitances of scaled MOSFETs. 
7.3.2.  The inverter delay projection 
Scaled CMOS inverters are configured and simulated using the mixed-mode simulation 
method, and the inverter delays are obtained and illustrated in Figure 7.20. It is clear that 
the propagation delay time for unloaded inverters decreases with scaling. The capacitance 
(per unit channel width) slightly decreases as already shown in Figure 7.17. In addition, the 
drive current (per unit channel width) increases with scaling. Therefore the delay of the 
unloaded inverter improves. The abrupt decrease of inverter delay from poly-gate 
MOSFETs to metal-gate MOSFETs is caused by the drive current increase by the 
introduction of metal gate stack for the 18 nm and 13 nm gate length MOSFETs. 
 
Figure 7.20 Intrinsic inverter delays of scaled MOSFETs. Chapter 7. Simulation of dynamic aspects of CMOS 
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In summary, this chapter provides a study of small signal analysis and transient analysis on 
scaled MOSFETs. It explores device ac performance and figures of merit, initially on 
specific devices. A detailed physical understanding of internal device capacitances is 
presented and the cut-off frequency is obtained for 35 nm gate length n-MOSFETs. The 
split C-V method is applied to analyze intrinsic/extrinsic gate capacitance. A detailed 
analysis of inverter behaviour is presented. Finally, the scaling behaviour of device and 
circuit a.c. performance is given. The gate capacitance deteriorates with scaling. The cut-
off frequency increases with scaling. The inverter propagation delay becomes smaller with 
scaling, improving circuit speed. 
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Chapter VIII 
8. Conclusion 
Here it summarizes the conclusions of the thesis, which has presented the scaling of bulk 
MOSFETs and the results of a comprehensive simulation study of their corresponding 
statistical variability. 
8.1. Summary 
A comprehensive review of the scaling, challenges and technology boosters employed in 
bulk MOSFETs was presented in Chapter 2. The scaling trends of MOSFET physical 
dimensions, applied voltages and doping profiles were analyzed, and the rules of constant-
field scaling and generalized scaling described. The new features of devices introduced in 
recent technology generations and incorporated into the ITRS projections of future bulk 
MOSFETs, were highlighted. The scaling of gate lengths, EOT and supply voltage is 
slowing down, and performance is being maintained through ‘equivalent scaling’, 
employing strain and high-k/metal gate stacks. Scaling challenges associated with the 
lithography, power dissipation, gate tunnelling leakage, poly-silicon depletion effects, 
short-channel effects, NBTI and statistical variability were discussed. This chapter 
provided an understanding of the challenges facing bulk MOSFET scaling and was a 
foundation for the scaling study presented in the thesis. 
The simulation tools and methodology used to design and analyze scaled MOSFETs were 
described in Chapter 3. The techniques used to simulate important fabrication steps were 
first reviewed, including ion implantation, thermal annealing, film formation, and stress 
engineering, focusing on the related physical models and numerical techniques. The 3D 
simulation strategy used to study strain variability and STI was explained. The process 
simulator provides the realistic doping profiles and stress/strain distributions needed for 
accurate device simulation. The competent use of process simulation is critical to the 
analysis of realistic bulk MOSFET scaling. For the purpose of device simulation, the drift-
diffusion approach with density gradient quantum corrections was used. The numerical 
methods applied to discretize and solve the Poisson’s equation and current continuity Chapter 8. Conclusion 
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equations were outlined. The adopted mobility models, including impurity scattering, 
interface scattering, and high-field degradation effects, were presented. Special attention 
was paid to the modelling of local stress, which is key to the strain induced variability. 
Finally, it reviewed the techniques used to simulate statistical variability, which is at the 
heart of this thesis. 
Based on the guiding principles described in Chapter 2 and utilizing the simulation tools 
described in Chapter 3, the successful calibration and the realistic scaling of bulk 
MOSFETs has been performed in Chapter 4. The calibration was based on detailed process 
information including channel indium and SDE arsenic doping profiles from physical 
Toshiba 35 nm gate length nMOSFETs. Accurate mobility tuning and precise matching of 
the measured electrical characteristics were achieved. In order to study more contemporary 
MOSFETs, the process was updated using information from 45  nm Intel and TSMC 
technologies, including matching the key dimensions and adopting stress engineering. This 
process update was simulated at device level and achieved the key performance indicators 
of the 45 nm Intel and TSMC bulk MOSFETs. The successful MOSFET scaling followed 
the generalized scaling principles, but with realistic physical constraints in gate oxide 
thickness, threshold voltage and supply voltage scaling. It strictly follows the projections 
for the gate length, EOT and supply voltage in the ITRS 2008 update edition. The 
simulated scaled MOSFETs achieve the performance prescribed by the ITRS. Still, there is 
a noticeable deterioration of the SCE in pMOSFETs with scaling in presence of eSiGe 
source/drain. High-k/metal gates were introduced into the process simulation, and after 
careful analysis and optimisation, it was found that high-k/metal gates improve device 
electrostatic integrity, reduce SCE, and increase device drive currents. 
The statistical variability of the contemporary and scaled MOSFETs was systematically 
investigated for the first time using the Glasgow ‘atomistic’ simulator. The general trend of 
increasing threshold voltage standard deviation (σVth) from approximately 44 ~ 45 mV to 
80 ~ 82 mV was observed in the transition from 35 nm to 25 nm poly-gate MOSFETs. 
Meanwhile the corresponding off-current variation increases from ~3.4 times to 
approximately 7 times the average off-current. The introduction of a metal-gate in the 
18 nm nMOSFETs reduces σVth to 70.5 mV, but the poor SCE increases the σVth of 18 nm 
pMOSFETs to 108 mV. Although DD simulation underestimates the on-current variation, 
the simulated standard deviation of on-current continuously increases from 8.5% ~ 8.2% of 
average on-current in the 35 nm MOSFETs to 15.8% ~ 17.2% in the 25 nm MOSFETs and 
to 21% ~ 26% in the 18 nm MOSFETs. Chapter 8. Conclusion 
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In Chapter 6 the impact of strain and STI on device variability was studied for the first 
time. It was demonstrated that due to LER induced channel length variations, the stressors 
induce different strain across the channel width. Stronger strain is induced by stressed 
CESL layer in channel shortening, which leads to localized increase in current density, 
enhancing the current variations. The stressor enhances the drive current standard deviation 
by a factor identical to that of the average current enhancement. Also, for the first time, the 
impact of the STI on the random dopant and trapped charge induced statistical variability 
was investigated. The STI enhances the current density near the isolation edge, resulting in 
an inverse-narrow-width effect. It enhances the impact of the edge part on the random 
dopant induced threshold voltage statistical variability. This effect is mediated by the 
junction shape near the STI effect. Similarly it enhances the statistical reliability on 
threshold voltage due to random traps at the interface of Si/Oxide. 
In the last main chapter, the dynamic performance of the scaled MOSFETs was studied 
using small signal analysis and inverter transient simulations. The gate capacitances of the 
35  nm nMOSFET were carefully examined. The results show that the extrinsic gate 
capacitance is occupying nonnegligible portion of the total gate capacitance. The split C-V 
analysis shows the use of metal-gate in the 25 nm pMOSFETs can significantly increase 
the active gate capacitance by removing the poly-depletion effect. Mixed-mode transient 
simulation was used to simulate the intrinsic and extrinsic delay in 35 nm gate length 
CMOS inverters. It was found that the output overshoot magnitude and peak time are 
directly related to the drain-to-gate capacitance. The inverter delay was studied in detail. It 
was found that the delay time is determined by discharging/charging the capacitive 
components connected to drain contacts of the n- and p-MOSFETs including not only load 
capacitances but also drain junction capacitances and miller capacitances. Finally, the 
scaling evolution of the dynamic performance of the scaled MOSFETs was presented. 
With MOSFET scaling, gate capacitance (per width) generally decreases due to slower 
scaling of gate dielectric thickness; the cut-off frequency increases owing to 
transconductance (per width) increases. The intrinsic portion of total gate capacitance 
decreases with scaling but metal-gate improves the intrinsic one. The inverter propagation 
delay reduces with scaling mainly due to drive current improvement. 
8.2. Outlook 
This study focused on the scaling of bulk MOSFETs, and presented a scenario for their 
performance evolution subject to technology challenges, electrical characteristic 
deterioration and statistical variability and reliability. Although significant efforts have Chapter 8. Conclusion 
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been invested in achieving best performance, the structural deficiencies of bulk MOSFETs 
have become evident. The short-channel effect is the first major problem, and high-doping 
related statistical variability is the second one. The fully-depleted SOI MOSFET is a 
promising alternative to contemporary bulk MOSFETs. It resolves both of these problems 
at the same time, achieving better electrostatic integrity and less dopant-related parameter 
variation. Therefore, the scaling and the variability study of SOI MOSFETs is an important 
subject of further research. 
However, no new device is expected to replace bulk MOSFETs in the near future. 
Decreasing dimensions will start to influence device performance due to STI. Doping 
concentrations can be affected by STI through diffusion and stress, further influencing the 
localized nonuniformity in device electrical characteristics. Therefore, further investigation 
of STI effects in relation to statistical variability will benefit an understanding of impact of 
bulk MOSFETs on SRAM scaling, yield and design strategies. 
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